Impact of Doping Density on Junctionless Gate Stack FD-SOI MOSFET for Analog/RF Application

被引:2
|
作者
Singh, Jyotsana [1 ]
Yadava, Narendra [1 ]
Chauhan, R. K. [1 ]
机构
[1] Madan Mohan Malaviya Univ Technol, Dept Elect & Commun Engn, Gorakhpur 273010, Uttar Pradesh, India
关键词
High-k; Analog and RF FOMs DDL-GSJL; HDSD-GSJL; FD-SOI; MOSFET;
D O I
10.1109/i2ct45611.2019.9033758
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper examine the impact of Double Doped Layer Gate Stack Junctionless (DDL-GSJL) MOSFET and Highly Doped Source Drain Gate Stack Junctionless (HDSD-GSJL) MOSFET. We compare the performance of proposed MOSFET, with uniformly doped conventional junctionless MOSFET. The proposed MOSFET has no pn junction, only n-type non-uniform doping is used. Non-uniform doping is distributed in a horizontal and vertical manner. A high-k material (Si3N4) is used as gate stack to control the leakage current and increase the I-ON/IOFF. This paper present analog and RF figure of merits (FOM). In the paper major FOMs, output conductance (g(d)), transconductance (g(m)), cut-off frequency (f(T)), transconductance frequency product (TFP) is analyzed. The simulated results reflect that HDSD-GSJL MOSFET exhibit high transconductance, high cut-off frequency and high transconductance frequency product. The structure is designed and analyzed using ATLAS 2D TCAD tools.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Impact of underlap layer on DC and RF/analog performance of asymmetric junctionless dual material double gate MOSFET for low-power analog amplifier design
    Basak, Arighna
    Deyasi, Arpan
    Sarkar, Angsuman
    PHYSICA SCRIPTA, 2024, 99 (09)
  • [42] Analog and RF Performance Evaluation of a Novel Junctionless Triple Metal Cylindrical Surround Gate (JLTM CSG) MOSFET
    Gupta, Santosh Kumar
    Baishya, S.
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [43] Estimation of analog/RF figures-of-merit using device design engineering in gate stack double gate MOSFET
    Mohapatra, S. K.
    Pradhan, K. P.
    Artola, L.
    Sahu, P. K.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2015, 31 : 455 - 462
  • [44] Density Gradient Study on Junctionless Stack Nano-Sheet with Stack Gate Oxide for Low Power Application
    Prasad, M.
    Mahadevaswamy, U. B.
    IETE JOURNAL OF RESEARCH, 2023, 69 (03) : 1429 - 1436
  • [45] Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor
    Chakraborty, Avik
    Sarkar, Angsuman
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 556 - 567
  • [46] Analytical modeling and sensitivity analysis of dielectric-modulated junctionless gate stack surrounding gate MOSFET (JLGSSRG) for application as biosensor
    Avik Chakraborty
    Angsuman Sarkar
    Journal of Computational Electronics, 2017, 16 : 556 - 567
  • [47] Impact of Back-Gate Biasing on the Transport Properties of 22 nm FD-SOI MOSFETs at Cryogenic Temperatures
    Al Mamun, Fahad
    Vasileska, Dragica
    Esqueda, Ivan Sanchez
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (10) : 5417 - 5423
  • [48] DC-40 GHz SPDTs in 22 nm FD-SOI and Back-Gate Impact Study
    Rack, Martin
    Nyssens, Lucas
    Wane, Sidina
    Bajon, Damienne
    Raskin, Jean-Pierre
    2020 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2020, : 67 - 70
  • [49] Impact of access resistance on New-Y function methodology for MOSFET parameter extraction in advanced FD-SOI technology
    Henry, Jean-Baptiste
    Cros, Antoine
    Rosa, Julien
    Rafhay, Quentin
    Ghibaudo, Gerard
    2017 INTERNATIONAL CONFERENCE OF MICROELECTRONIC TEST STRUCTURES (ICMTS), 2017,
  • [50] Analog and RF Performance Evaluation of Junctionless Accumulation Mode (JAM) Gate Stack Gate All Around (GS-GAA) FinFET
    Bhavya Kumar
    Rishu Chaujar
    Silicon, 2021, 13 : 919 - 927