共 50 条
- [21] Computational Functions' VLSI Implementation for Compressed Sensing [J]. VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 35 - 43
- [22] Compressed Sensing Recovery Algorithms and VLSI Implementation [J]. 2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
- [24] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
- [25] Hardware Implementation of ADABOOST ALGORITHM and Verification [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
- [26] Hardware implementation of a novel inversion algorithm [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
- [27] The Hardware Implementation of a Novel Genetic Algorithm [J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
- [28] A hardware implementation in FPGA of the Rijndael algorithm [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
- [29] An optimized hardware implementation of the CORDIC algorithm [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (21):
- [30] Hardware implementation of a novel genetic algorithm [J]. NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106