Hardware Implementation Of Compressed Sensing Algorithm

被引:0
|
作者
Chakraborty, Parnasree [1 ]
Tharini, C. [1 ]
Abidha, Minhaj M. [1 ]
机构
[1] BS Abdur Rahman Inst Sci & Technol, Dept Elect & Commun Engn, Chennai 48, Tamil Nadu, India
关键词
Compressed Sensing; ECG; WSN; RMSE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Data compression in Wireless Sensor Network (WSN) intends to lessen the energy consumption of the system. Wireless sensor network consists of many sensor nodes. A sensor node is used to acquire data from external environment. The Acquired data is wirelessly transmitted to the gateway node, where the data can be processed to reduce the dimension of data. Sensor nodes consume more power consumption during transmission, so battery should be replaced regularly. One of the method proposed in literature to prolong the battery life of the sensors is Compressive Sensing (CS) technique. Compressive sensing is a data compression technique that is used to represent the signals in a sparse domain. In this paper, real time data like temperature data and ECG data are acquired and compressed using CS algorithm and the proposed algorithm is implemented in hardware using WSN module. For the mentioned input data, around 75% data savings is achieved during transmission in WSN and hence battery power is saved. Performance evaluation of the proposed algorithm is carried out in terms of Root Mean Square (RMSE) value.
引用
收藏
页码:46 / 50
页数:5
相关论文
共 50 条
  • [21] Computational Functions' VLSI Implementation for Compressed Sensing
    Korde, Shrirang
    Khandare, Amol
    Deshmukh, Raghavendra
    Patrikar, Rajendra
    [J]. VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 35 - 43
  • [22] Compressed Sensing Recovery Algorithms and VLSI Implementation
    Lin, Kuan-Ting
    Yang, Kai-Jiun
    Lin, Pu-Hsuan
    Tsai, Shang-Ho
    [J]. 2013 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA), 2013,
  • [23] Implementation of Compressed Sensing in Telecardiology Sensor Networks
    Pinheiro, Eduardo Correia
    Postolache, Octavian Adrian
    Girao, Pedro Silva
    [J]. INTERNATIONAL JOURNAL OF TELEMEDICINE AND APPLICATIONS, 2010, 2010
  • [24] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    [J]. NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [25] Hardware Implementation of ADABOOST ALGORITHM and Verification
    Shi, Yuehua
    Zhao, Feng
    Zhang, Zhong
    [J]. 2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 343 - 346
  • [26] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801
  • [27] The Hardware Implementation of a Novel Genetic Algorithm
    Zhu, Zhenhuan
    Mulvaney, David
    Chouliaras, Vassilios
    [J]. PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 173 - 178
  • [28] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    [J]. 2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [29] An optimized hardware implementation of the CORDIC algorithm
    Lyu, Fei
    Wu, Chaoran
    Wang, Yuxuan
    Pan, Hongbing
    Wang, Yu
    Luo, Yuanyong
    [J]. IEICE ELECTRONICS EXPRESS, 2022, 19 (21):
  • [30] Hardware implementation of a novel genetic algorithm
    Zhu, Z.
    Mulvaney, D. J.
    Chouliaras, V. A.
    [J]. NEUROCOMPUTING, 2007, 71 (1-3) : 95 - 106