共 38 条
- [26] 65nm CMOS Circuit Design of a Sampled Analog Signal Processor dedicated to RF Applications 2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 233 - +
- [28] Standard-cell design architecture options below 5nm node: the ultimate scaling of FinFET and Nanosheet DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
- [30] Device-to-circuit modeling approach to Metal Insulator-2D material FETs targeting the design of linear RF applications 2019 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2019), 2019, : 166 - 169