Device Design Guideline of 5-nm-Node FinFETs and Nanosheet FETs for Analog/RF Applications

被引:31
|
作者
Yoon, Jun-Sik [1 ]
Baek, Rock-Hyun [1 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 37673, South Korea
来源
IEEE ACCESS | 2020年 / 8卷 / 08期
基金
新加坡国家研究基金会;
关键词
5-nm node; FinFETs; NSFETs; nanosheet; intrinsic gain; cutoff frequency; maximum oscillation frequency; analog; RF; gate resistance; PARAMETER EXTRACTION; PERFORMANCE; MODEL; SI;
D O I
10.1109/ACCESS.2020.3031870
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog/RF performances of 5-nm node bulk fin-shaped field-effect transistors (FinFETs) and nanosheet FETs (NSFETs) were investigated and compared thoroughly using fully-calibrated TCAD. NSFETs have greater current drivability and gate-to-channel controllability than FinFETs under the same footprint, thus achieving larger intrinsic gain. But the cutoff frequencies of FinFETs and NSFETs are comparable due to larger gate capacitances of NSFETs compensating DC performance improvements. Gate resistances of NSFETs are larger because of their metal gate (MG) configuration surrounding the channels, longer MG height by the top-most NS spacing region, and the bottom transistor, thus degrading maximum oscillation frequency . Device design guidelines of FinFETs and NSFETs are also studied for better intrinsic gain, . Intrinsic gain is improved by better electrostatics, whereas increases by greater current drivability over . For larger , careful device design is required to compensate between , thus NSFETs are promising for analog/RF applications.
引用
收藏
页码:189395 / 189403
页数:9
相关论文
共 38 条
  • [21] Comprehensive Analysis of Source and Drain Recess Depth Variations on Silicon Nanosheet FETs for Sub 5-nm Node SoC Application
    Jeong, Jinsu
    Yoon, Jun-Sik
    Lee, Seunghwan
    Baek, Rock-Hyun
    IEEE ACCESS, 2020, 8 : 35873 - 35881
  • [22] Piezoresistive sensitivity enhancement below threshold voltage in sub-5 nm node using junctionless multi-nanosheet FETs
    Kumar, Nitish
    Joshi, Khanjan
    Gupta, Ankur
    Singh, Pushpapraj
    NANOTECHNOLOGY, 2024, 35 (33)
  • [23] Junction Design Strategy for Si Bulk FinFETs for System-on-Chip Applications Down to the 7-nm Node
    Yoon, Jun-Sik
    Jeong, Eui-Young
    Baek, Chang-Ki
    Kim, Ye-Ram
    Hong, Jae-Ho
    Lee, Jeong-Soo
    Baek, Rock-Hyun
    Jeong, Yoon-Ha
    IEEE ELECTRON DEVICE LETTERS, 2015, 36 (10) : 994 - 996
  • [24] Optimizing U-Shape FinFETs for Sub-5nm Technology: Performance Analysis and Device-to-Circuit Evaluation in Digital and Analog/Radio Frequency Applications
    Ramakrishna, K. V.
    Valasa, Sresta
    Bhukya, Sunitha
    Vadthiya, Narendar
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (09)
  • [25] Air-spacers as analog-performance booster for 5 nm-node N-channel nanosheet transistor
    Pundir, Yogendra Pratap
    Bisht, Arvind
    Saha, Rajesh
    Pal, Pankaj Kumar
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (09)
  • [26] 65nm CMOS Circuit Design of a Sampled Analog Signal Processor dedicated to RF Applications
    Rivet, Francois
    Deval, Yann
    Begueret, Jean-Baptiste
    Dallet, Dominique
    Cathelin, Philippe
    Belot, Didier
    2008 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2008, : 233 - +
  • [27] Design Space Optimization for Eradication of NDR Effect in Dielectric/Ferroelectric-Stacked Negative Capacitance Multigate FETs at Sub-3 nm Technology for Digital/ Analog/RF Applications
    Valasa, Sresta
    Ramakrishna Kotha, Venkata
    Tayal, Shubham
    Vadthiya, Narendar
    IEEE TRANSACTIONS ON DIELECTRICS AND ELECTRICAL INSULATION, 2025, 32 (02) : 769 - 778
  • [28] Standard-cell design architecture options below 5nm node: the ultimate scaling of FinFET and Nanosheet
    Sherazi, S. M. Yasser
    Cupak, Miroslav
    Weckx, P.
    Zografos, O.
    Jang, D.
    Debacker, P.
    Verkest, D.
    Mocuta, A.
    Kim, R. H.
    Spessot, A.
    Ryckaert, J.
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962
  • [29] Interface traps in the sub-3 nm technology node: A comprehensive analysis and benchmarking of negative capacitance FinFET and nanosheet FETs - A reliability perspective from device to circuit level
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Vadthiya, Narendar
    MICROELECTRONICS RELIABILITY, 2024, 160
  • [30] Device-to-circuit modeling approach to Metal Insulator-2D material FETs targeting the design of linear RF applications
    Toral-Lopez, Alejandro
    Pasadas, Francisco
    Marin, Enrique G.
    Medina-Rull, Alberto
    Ruiz, Francisco J. G.
    Jimenez, David
    Godoy, Andres
    2019 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2019), 2019, : 166 - 169