Device Design Guideline of 5-nm-Node FinFETs and Nanosheet FETs for Analog/RF Applications

被引:31
|
作者
Yoon, Jun-Sik [1 ]
Baek, Rock-Hyun [1 ]
机构
[1] Pohang Univ Sci & Technol POSTECH, Dept Elect Engn, Pohang 37673, South Korea
来源
IEEE ACCESS | 2020年 / 8卷 / 08期
基金
新加坡国家研究基金会;
关键词
5-nm node; FinFETs; NSFETs; nanosheet; intrinsic gain; cutoff frequency; maximum oscillation frequency; analog; RF; gate resistance; PARAMETER EXTRACTION; PERFORMANCE; MODEL; SI;
D O I
10.1109/ACCESS.2020.3031870
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Analog/RF performances of 5-nm node bulk fin-shaped field-effect transistors (FinFETs) and nanosheet FETs (NSFETs) were investigated and compared thoroughly using fully-calibrated TCAD. NSFETs have greater current drivability and gate-to-channel controllability than FinFETs under the same footprint, thus achieving larger intrinsic gain. But the cutoff frequencies of FinFETs and NSFETs are comparable due to larger gate capacitances of NSFETs compensating DC performance improvements. Gate resistances of NSFETs are larger because of their metal gate (MG) configuration surrounding the channels, longer MG height by the top-most NS spacing region, and the bottom transistor, thus degrading maximum oscillation frequency . Device design guidelines of FinFETs and NSFETs are also studied for better intrinsic gain, . Intrinsic gain is improved by better electrostatics, whereas increases by greater current drivability over . For larger , careful device design is required to compensate between , thus NSFETs are promising for analog/RF applications.
引用
收藏
页码:189395 / 189403
页数:9
相关论文
共 38 条
  • [31] Analysis of TSV-Induced Mechanical Stress and Electrical Noise Coupling in Sub 5-nm Node Nanosheet FETs for Heterogeneous 3D-ICs
    Jeong, Jinsu
    Yoon, Jun-Sik
    Baek, Rock-Hyun
    IEEE ACCESS, 2021, 9 : 16728 - 16735
  • [32] Design optimization of sub-5nm node nanosheet field effect transistors to minimize self-heating effects
    Ding, Fei
    Wong, Hiu-Yung
    Liu, Tsu-Jae King
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2021, 39 (01):
  • [33] Self-Heating Mapping of the Experimental Device and Its Optimization in Advance Sub-5 nm Node Junctionless Multi-Nanowire FETs
    Kumar, Nitish
    Pali, Shraddha
    Gupta, Ankur
    Singh, Pushpapraj
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2024, 24 (01) : 33 - 40
  • [34] Interface Trap Characterization in Junctionless Forksheet FET at Sub-3 nm Technology Node: A Reliability Assessment on Digital, Analog/RF, and Circuit Applications
    Ryali, Gowthami
    Pitchuka, Bala Subrahmanyam
    Kotha, Venkata Ramakrishna
    Valasa, Sresta
    Bhukya, Sunitha
    Mudidhe, Praveen Kumar
    Tayal, Shubham
    Vadthya, Bheemudu
    Borkar, Hitesh
    Vadthiya, Narendar
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2025, 25 (01) : 119 - 127
  • [35] Optimization of Sidewall Spacer Engineering at Sub-5 nm Technology Node For JL-Nanowire FET: Digital/Analog/RF/Circuit Perspective
    Anguru, Chandana
    Aryasomayajula, Vamsi Krishna
    Kotha, Venkata Ramakrishna
    Valasa, Sresta
    Bhukya, Sunitha
    Vadthiya, Narendar
    Bheemudu, V.
    Kallepelli, Sagar
    Maheshwaram, Satish
    Mudidhe, Praveen Kumar
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2024, 13 (01)
  • [36] Interface trap dynamics and thermal effects in novel junctionless dual gate inverted-U-shaped FinFETs for sub-5 nm node: device to circuit level implementation
    Bandi, Bhanu Prakash
    Sornapudi, Uday Sankar Srinivas
    Valasa, Sresta
    Kotha, Venkata Ramakrishna
    Bhukya, Sunitha
    Mudidhe, Praveen Kumar
    Tayal, Shubham
    Vadthiya, Narendar
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2025, 58 (13)
  • [37] Design and analysis of circular sheet junctionless double gate vertical nanotube (CSJL-DG-VNT) FET for DC/Analog/RF applications: device to circuit implementation
    Bhukya, Sunitha
    Nistala, Bheema Rao
    PHYSICA SCRIPTA, 2025, 100 (02)
  • [38] DC and Analog/RF Performance Evaluation Using Dual Metal Gate Work Function Engineering of Junctionless Cylindrical Gate All Around Si Nanowire MOSFET Using NEGF Approach for Upcoming Sub 5 nm Technology Node
    Sanjay
    Kumar, Vibhor
    Vohra, Anil
    INTERNATIONAL JOURNAL OF PRECISION ENGINEERING AND MANUFACTURING, 2024, 25 (09) : 1885 - 1897