Modulo 2n-1 multiplication/sum-of-squares units

被引：0
|
作者：
Adamidis, D
Vergos, HT
机构：
来源：
Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 2 | 2005年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Several applications profit from the use of a Residue Number System (RNS). Moduli of the 2(n) - 1 form are among the most commonly used in such systems in which the multiplication and sum-of-squares operations are commonly met. These operations are currently performed using distinct design units and consecutive machine cycles. In this paper, we propose two architectures for modulo 2(n) - 1 units that perform either the X x Y or X-2 + Y-2 operation depending on the value of a control signal.
引用
收藏
页码：II143 / II146
页数：4
相关论文
共 50 条
  • [41] RM(2N-1) AND PHIN(2N-1) FAMILIES
    MAKEEV, GN
    IZVESTIYA VYSSHIKH UCHEBNYKH ZAVEDENII MATEMATIKA, 1990, (01): : 84 - 86
  • [42] Fast modulo 2n-1 and 2n+1 adder using carry-chain on FPGA
    Didier, Laurent-Stephane
    Jaulmes, Luc
    2013 ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2013, : 1155 - 1159
  • [43] Modulo 2n+1 Addition and Multiplication for Redundant Operands
    Tsoumanis, Kostas
    Efstathiou, Constantinos
    Pekmestzi, Kiamal
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 205 - 210
  • [44] REGULAR VLSI ARCHITECTURES FOR MULTIPLICATION MODULO (2N + 1)
    CURIGER, AV
    BONNENBERG, H
    KAESLIN, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (07) : 990 - 994
  • [45] Area Efficient Diminished 2n-1 Modulo Adder using Parallel Prefix Adder
    Patel, Beerendra K.
    Kanungo, Jitendra
    JOURNAL OF ENGINEERING RESEARCH, 2022, 10 : 8 - 18
  • [46] Efficient VLSI design of modulo 2n-1 adder using hybrid carry selection
    Lin, Su-Hon
    Sheu, Ming-Hwa
    Wang, Kuang-Hui
    Zhu, Jun-Jie
    Chen, Si-Ying
    2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 142 - 145
  • [47] Efficient VLSI implementation of modulo (2n ± 1) addition and multiplication
    Zimmermann, Reto
    Proceedings - Symposium on Computer Arithmetic, 1999, : 158 - 167
  • [48] On the modulo 2n+1 subtract units for weighted operands
    Efstathiou, Costas
    Voyiatzis, Ioannis
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 136 - 139
  • [49] SPREADS AND PACKINGS FOR A CLASS OF ((2N + 1) (2N-1 - 1) + 1, 2N-1, 1)-DESIGNS
    BAKER, RD
    EBERT, GL
    JOURNAL OF COMBINATORIAL THEORY SERIES A, 1985, 40 (01) : 45 - 54
  • [50] Modulo 2n-2 Arithmetic Units
    Vassalos, Evangelos
    Bakalis, Dimitris
    2013 IEEE EUROCON, 2013, : 1800 - 1807
12345