共 50 条
- [31] An efficient tree architecture for modulo 2(n)+1 multiplication JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (03): : 241 - 248
- [34] Parallel-Prefix Ling Structures for Modulo 2n-1 Addition 2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 16 - 23
- [35] A simplified modulo (2n-1) squaring scheme for residue number system Eurocon 2005: The International Conference on Computer as a Tool, Vol 1 and 2 , Proceedings, 2005, : 615 - 618
- [36] On the Design of RNS Inter-Modulo Processing Units for the Arithmetic-Friendly Moduli Sets {2n+k, 2n-1, 2n+1-1} COMPUTER JOURNAL, 2019, 62 (02): : 292 - 300
- [37] Fast hard multiple generators for radix-8 Booth encoded modulo 2n-1 and modulo 2n+1 multipliers 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 717 - 720
- [39] A Logarithmic Depth Quantum Carry-Lookahead Modulo (2n-1) Adder PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 125 - 130
- [40] On the modulo 2n+1 multiplication for diminished-1 operands SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 228 - +