ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology

被引:22
|
作者
Turner, Steven Eugene [1 ]
Chan, Richard T. [1 ]
Feng, Jeffrey T. [1 ]
机构
[1] BAE Syst, Nashua, NH 03061 USA
关键词
accumulator; digital to analog converter (DAC); direct digital synthesizer (DDS); emitter coupled logic (ECL); heterojunction bipolar transistor (HBT); high-speed integrated circuits; Indium Phosphide (InP); read-only memory (ROM);
D O I
10.1109/LMWC.2008.2001025
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor technology is reported. The DDS has a 12 b phase accumulator and a ROM-based phase converter. The DDS is capable of synthesizing output frequencies up to 12 GHz in steps that are 1/4096 of the 24 GHz clock rate. The worst case measured spurious free dynamic range (SFDR) is 30.7 dBc and the average SFDR over all frequency control words is 40.4 dBc. The DDS test circuit is implemented with 4470 transistors and it consumes 19.8 W of power.
引用
收藏
页码:566 / 568
页数:3
相关论文
共 50 条
  • [21] 2 GHz 8-bit CMOS ROM-less a direct digital frequency synthesizer
    Yu, XF
    Dai, FF
    Shi, Y
    Zhu, RH
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4397 - 4400
  • [22] High speed high resolution direct digital frequency synthesizer with non-linear DAC coarse quantization and ROM-based piecewise linear interpolation
    Guo, Xuan
    Wu, Danyu
    Zhou, Lei
    Liu, Huasen
    Wu, Jin
    Liu, Xinyu
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 263 - 272
  • [23] High speed high resolution direct digital frequency synthesizer with non-linear DAC coarse quantization and ROM-based piecewise linear interpolation
    Xuan Guo
    Danyu Wu
    Lei Zhou
    Huasen Liu
    Jin Wu
    Xinyu Liu
    [J]. Analog Integrated Circuits and Signal Processing, 2017, 90 : 263 - 272
  • [24] A ROM-Less Direct Digital Frequency Synthesizer Based on Hybrid Polynomial Approximation
    Omran, Qahtan Khalaf
    Islam, Mohammad Tariqul
    Misran, Norbahiah
    Faruque, Mohammad Rashed Iqbal
    [J]. SCIENTIFIC WORLD JOURNAL, 2014,
  • [25] A 220 GHz dynamic frequency divider in 0.5μm InP DHBT technology
    Wei Cheng
    Youtao Zhang
    Yuan Wang
    Bin Niu
    Haiyan Lu
    Long Chang
    Junling Xie
    [J]. Journal of Semiconductors, 2017, 38 (05) : 86 - 91
  • [26] A 2-GHz ROM-Less Direct Digital Frequency Synthesizer Based on an Analog Sine-Mapper Circuit
    Beheshti, Mahdi
    Jannesari, Abumoslem
    [J]. 2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1603 - 1608
  • [27] Compressed ROM high speed direct digital frequency synthesizer architecture
    Hai, U
    Khan, MN
    Imran, MS
    Rehan, M
    [J]. 17th ICM 2005: 2005 International Conference on Microelectronics, Proceedings, 2005, : 36 - 39
  • [28] Implementation of Low Power Compressed ROM for Direct Digital Frequency Synthesizer
    Alkurwy, Salah Hasan
    Ali, Sawal Hamid Md
    Islam, Md. Shabiul
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 309 - 312
  • [29] Design of a ROM-less direct digital frequency synthesizer on FPGA
    Department of Integrated circuits design and integrated systems, Harbin University of Science and Technology, Harbin
    Heilongjiang, China
    [J]. Int. J. Signal Process. Image Process. Pattern Recogn., 5 (327-340):
  • [30] A 2-GHz Direct Digital Frequency Synthesizer Based on LUT and Rotation
    Yang, Yixiong
    Wang, Zhibo
    Yang, Pei
    Chang, Meng-Fan
    Ho, Mon-Shu
    Yang, Huazhong
    Liu, Yongpan
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,