ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology

被引：22
|
作者：
Turner, Steven Eugene [1 ]
Chan, Richard T. [1 ]
Feng, Jeffrey T. [1 ]
机构：
[1] BAE Syst, Nashua, NH 03061 USA
来源：
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2008年 / 18卷 / 08期
关键词：
accumulator; digital to analog converter (DAC); direct digital synthesizer (DDS); emitter coupled logic (ECL); heterojunction bipolar transistor (HBT); high-speed integrated circuits; Indium Phosphide (InP); read-only memory (ROM);
D O I：
10.1109/LMWC.2008.2001025
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor technology is reported. The DDS has a 12 b phase accumulator and a ROM-based phase converter. The DDS is capable of synthesizing output frequencies up to 12 GHz in steps that are 1/4096 of the 24 GHz clock rate. The worst case measured spurious free dynamic range (SFDR) is 30.7 dBc and the average SFDR over all frequency control words is 40.4 dBc. The DDS test circuit is implemented with 4470 transistors and it consumes 19.8 W of power.
引用
收藏
页码：566 / 568
页数：3
相关论文
共 50 条
  • [41] 24-Bit 5.0 GHz Direct Digital Synthesizer RFIC With Direct Digital Modulations in 0.13 μm SiGe BiCMOS Technology
    Geng, Xueyang
    Dai, Fa Foster
    Irwin, J. David
    Jaeger, Richard C.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (05) : 944 - 954
  • [42] A 4 GHz 32 bit direct digital frequency synthesizer based on a novel architecture
    Wu Jin
    Chen Jianwu
    Wu Danyu
    Zhou Lei
    Jiang Fan
    Jin Zhi
    Liu Xinyu
    [J]. JOURNAL OF SEMICONDUCTORS, 2013, 34 (11)
  • [43] A 20-GHz and 46-GHz, 32x6-bit ROM for DIDS application in InP DHBT technology
    Manandhar, Sanjeev
    Turner, Steven E.
    Kotecki, David E.
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1003 - 1006
  • [44] A Novel ROM-less Architecture for Direct Digital Frequency Synthesizer based on Linear Neural Networks
    Karthikeyan, G. C.
    Lakshmanan, K.
    Hariharan, K.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [45] A 6GHz Direct Digital Synthesizer MMIC with Nonlinear DAC and Wave Correction ROM
    Wu, Danyu
    Chen, Gaopeng
    Chen, Jianwu
    Liu, Xinyu
    Zhao, Lixin
    Jin, Zhi
    [J]. 2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 421 - 424
  • [46] An 8-GHz continuous-time Σ-Δ analog-digital converter in an InP-based DHBT technology
    Krishnan, S
    Scott, D
    Urteaga, M
    Griffith, Z
    Wei, Y
    Dahlstrom, M
    Parthasarathy, N
    Rodwell, M
    [J]. 2003 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2003, : 1063 - 1065
  • [47] 36-GHz, 16 x 6-bit ROM in InP DHBT technology suitable for DDS application
    Manandliar, Sanjeev
    Turner, Steven Eugene
    Kotecki, David E.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (02) : 451 - 456
  • [48] A 2GHz Direct Digital Frequency Synthesizer based on multi-channel structure
    Yuan, Ling
    Zhang, Qiang
    Shi, Yin
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 3064 - 3067
  • [49] An Efficient ROM Compression Technique for Linear-Interpolated Direct Digital Frequency Synthesizer
    Omran, Qahtan Khalaf
    Islam, Mohammad Tariqul
    Misran, Norbahiah
    Faruque, Mohammad Rashed Iqbal
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 182 - 185
  • [50] A low power, high SFDR, ROM-Less Direct Digital Frequency Synthesizer
    Jafari, H
    Ayatollabi, A
    Mirzakuchaki, S
    [J]. 17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 50 - 54
12345