Compressed ROM high speed direct digital frequency synthesizer architecture

被引:0
|
作者
Hai, U
Khan, MN
Imran, MS
Rehan, M
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A low power, high speed direct digital frequency synthesizer (DDFS) is presented. Some approximations are used to avoid using a large ROM look-up table to store the sine values in a conventional DDFS. Significant saving in power consumption, due to the compressed ROM, renders the design more suitable for portable wireless communication applications. To demonstrate the proposed technique, a DDFS has been implemented using Taylor's series. The spurious free dynamic range is about 40 decibels at low synthesized frequencies.
引用
收藏
页码:36 / 39
页数:4
相关论文
共 50 条
  • [1] Implementation of Low Power Compressed ROM for Direct Digital Frequency Synthesizer
    Alkurwy, Salah Hasan
    Ali, Sawal Hamid Md
    Islam, Md. Shabiul
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 309 - 312
  • [2] A low power memoryless ROM design architecture for a direct digital frequency synthesizer
    Alkurwy, Salah
    Ali, Sawal
    Islam, Shabiul
    Idros, Faizul
    [J]. TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (05) : 4023 - 4032
  • [3] A direct digital frequency synthesizer with CMOS OTP ROM
    Huang, Chi-Chun
    Jhuang, Guo-Lin
    Wang, Chua-Chin
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 92 - 95
  • [4] A direct digital frequency synthesizer based on ROM free algorithm
    Yi, Shu-Chung
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2010, 64 (11) : 1068 - 1072
  • [5] A ROM-less direct digital frequency synthesizer using
    Jiang, JD
    Lee, EKF
    [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 165 - 168
  • [6] Digital Circuit Design for a High-Speed Direct Digital Frequency Synthesizer
    Yu, Jinshan
    Zhang, Ruitao
    Li, YuJing
    Fu, Dongbing
    Li, RuZhang
    Yao, Yafeng
    Li, Tun
    [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 162 - +
  • [7] A low power, high SFDR, ROM-Less Direct Digital Frequency Synthesizer
    Jafari, H
    Ayatollabi, A
    Mirzakuchaki, S
    [J]. 17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 50 - 54
  • [8] A low power, high SFDR, ROM-Less direct digital frequency synthesizer
    Jafari, H.
    Ayatollahi, A.
    Mirzakuchaki, S.
    [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 829 - 832
  • [9] A Novel ROM-less Architecture for Direct Digital Frequency Synthesizer based on Linear Neural Networks
    Karthikeyan, G. C.
    Lakshmanan, K.
    Hariharan, K.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [10] An ultra-high-speed direct digital synthesizer with nonlinear DAC and wave correction ROM
    Danyu Wu
    Jianwu Chen
    Gaopeng Chen
    Xinyu Liu
    Zhi Jin
    Jinghong Chen
    [J]. Analog Integrated Circuits and Signal Processing, 2012, 73 : 291 - 300