共 50 条
- [1] Implementation of Low Power Compressed ROM for Direct Digital Frequency Synthesizer [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 309 - 312
- [3] A direct digital frequency synthesizer with CMOS OTP ROM [J]. 2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 92 - 95
- [5] A ROM-less direct digital frequency synthesizer using [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 165 - 168
- [6] Digital Circuit Design for a High-Speed Direct Digital Frequency Synthesizer [J]. 2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 162 - +
- [7] A low power, high SFDR, ROM-Less Direct Digital Frequency Synthesizer [J]. 17TH ICM 2005: 2005 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2005, : 50 - 54
- [8] A low power, high SFDR, ROM-Less direct digital frequency synthesizer [J]. 2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 829 - 832
- [9] A Novel ROM-less Architecture for Direct Digital Frequency Synthesizer based on Linear Neural Networks [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
- [10] An ultra-high-speed direct digital synthesizer with nonlinear DAC and wave correction ROM [J]. Analog Integrated Circuits and Signal Processing, 2012, 73 : 291 - 300