Extend force-directed scheduling for system-level synthesis in timeconstrained system-on-chip design

被引：0

作者：

Wu, Q ^{[1
]}

Bian, JA ^{[1
]}

Li, RF ^{[1
]}

Wang, YF ^{[1
]}

Wang, HL ^{[1
]}

Wang, W ^{[1
]}

Xie, W ^{[1
]}

机构：

[1] Hunan Univ, Coll Comp & Commun, Changsha 410082, Peoples R China

来源：

ICESS 2005: SECOND INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Scheduling time-constrained task graph to minimize resource requirement is a common and important problem in system-level synthesis (SLS) for system-on-chip (SoC) designs. Many algorithms have been proposed to address this issue. In this paper, an extended scheduling algorithm based on force-directed heuristic is presented, which adopts a notion of continuous time rather than a notion of discrete time in high-level synthesis (HLS). Polynomial arithmetic is employed to calculate the force function and its extremal points. Preliminary experimental results show the feasibility of the proposed algorithm.

引用

页码：174 / 180

页数：7

共 50 条

[1] A system-level simulation environment for system-on-chip design
Schneider, T
Mades, J
Windisch, A
Glesner, M
Monjau, D
Ecker, W
13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
[2] System-level simulation environment for system-on-chip design
Darmstadt Univ of Technology, Darmstadt, Germany
Proc Annu IEEE Int ASIC Conf Exhib, (58-62):
[3] System-level synthesis of application specific systems using A* search and generalized force-directed heuristics
Lee, CH
Potkonjak, M
Wolf, W
9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 2 - 7
[4] A system-level multiprocessor system-on-chip modeling framework
Virk, K
Madsen, J
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 81 - 84
[5] System-level design optimization of reliable and low power multiprocessor system-on-chip
Shafik, Rishad A.
Al-Hashimi, Bashir M.
Reeve, Jeff S.
MICROELECTRONICS RELIABILITY, 2012, 52 (08) : 1735 - 1748
[6] System-level co-design methodology based on platform design flow for system-on-chip
Wen, Quan
7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249
[7] Random testing for system-level functional verification of system-on-chip
Ma Qinsheng
Cao Yang
Yang Jun
Wang Min
JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383
[8] Random testing for system-level functional verification of system-on-chip
Ma Qinsheng 1
2.State Key Lab.of Software Engineering
3.Second Dept.
JournalofSystemsEngineeringandElectronics, 2009, 20 (06) : 1378 - 1383
[9] System-Level Behavior Construction and Design Risk Evaluation Based on United Model for System-on-Chip
Yu, JinShan
Li, Tun
2009 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND COMPUTER SCIENCE, VOL 1, PROCEEDINGS, 2009, : 382 - +
[10] FORCE-DIRECTED SCHEDULING FOR THE BEHAVIORAL SYNTHESIS OF ASICS
PAULIN, PG
KNIGHT, JP
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (06) : 661 - 679

← 1 2 3 4 5 →