Optimization and implementation on FPGA of the DCT/IDCT algorithm

被引：0

作者：

Ben Atitallah, A. ^{[1
]}

Kadionik, P. ^{[1
]}

Ghozzi, F. ^{[1
]}

Nouel, P. ^{[1
]}

Masmoudi, N. ^{[1
]}

Marchegay, Ph. ^{[1
]}

机构：

[1] Natl Engineers Sch Sfax ENIS, Lab Elect & Informat Technol, Sfax, Tunisia

来源：

2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13 | 2006年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

this paper, we present a comparison between two methods, the modified Loeffler algorithm (11 MUL and 29 ADD) and Distributed Arithmetic, to implement the DCT/IDCT algorithm for MPEG or H.26x video compression using VHDL description language. The implementation has been achieved on Altera Stratix EP1S10 FPGA which provides a dedicated DSP blocks required for common signal processing functions. A new solution based on this DSP blocks used for to implement multipliers for the modified Loeffler algorithm in order to optimize speed and area.

引用

页码：3379 / 3382

页数：4

共 50 条

[31] An Optimization Algorithm of Phase Angle Calculation Based on the FPGA Implementation
Li, Qingqian
Zhang, Yonghui
APPLIED SCIENCE, MATERIALS SCIENCE AND INFORMATION TECHNOLOGIES IN INDUSTRY, 2014, 513-517 : 439 - 443
[32] FPGA Implementation of Parallel Particle Swarm Optimization Algorithm and Compared with Genetic Algorithm
Ben Ameur, Mohamed Sadek
Sakly, Anis
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2016, 7 (08) : 57 - 64
[33] 基于FPGA的实时高速二维DCT／IDCT处理器
卢?
陈旭昀
闵昊
章倩苓
微电子学, 1996, (01) : 15 - 19
[34] IMPLEMENTATION of 2-D DCT Based on FPGA
Guo, Bao-Zeng
Niu, Li
Liu, Zhi-Ming
INTERNATIONAL CONFERENCE ON IMAGE PROCESSING AND PATTERN RECOGNITION IN INDUSTRIAL ENGINEERING, 2010, 7820
[35] VLSI Implementation of Fully Pipelined Multiplierless 2D DCT/IDCT Architecture for JPEG
Subramanian, P.
Reddy, A. Sagar Chaitanya
2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III, 2010, : 401 - 404
[36] Hardware Implementation of Low Power, High Speed DCT/IDCT Based Digital Image Watermarking
Megalingam, Rajesh Kannan
Krishnan, Venkat B.
Sarma, Vineeth V.
Mithun, M.
Srikumar, Rahul
PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT, VOL 1, 2009, : 535 - 539
[37] Verilog Implementation of Fully Pipelined And Multiplierless 2D DCT/IDCT JPEG Architecture
Teja, Ravi G.
Sruthi, R.
Tomar, Kavita Singh
Sivanantham, S.
Sivasankaran, K.
PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
[38] A simple processor core design for DCT/IDCT
Chang, TS
Kung, CS
Jen, CW
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2000, 10 (03) : 439 - 447
[39] Implementation of 2-D IDCT based on distributed algorithm
Chen Peijiang
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE INFORMATION COMPUTING AND AUTOMATION, VOLS 1-3, 2008, : 1292 - 1295
[40] A new design and implementation of 8x8 2-D DCT/IDCT
Lee, YP
Chen, LG
Chen, MJ
Ku, CW
VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417

← 1 2 3 4 5 →