Optimization and implementation on FPGA of the DCT/IDCT algorithm

被引：0

作者：

Ben Atitallah, A. ^{[1
]}

Kadionik, P. ^{[1
]}

Ghozzi, F. ^{[1
]}

Nouel, P. ^{[1
]}

Masmoudi, N. ^{[1
]}

Marchegay, Ph. ^{[1
]}

机构：

[1] Natl Engineers Sch Sfax ENIS, Lab Elect & Informat Technol, Sfax, Tunisia

来源：

2006 IEEE International Conference on Acoustics, Speech and Signal Processing, Vols 1-13 | 2006年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

this paper, we present a comparison between two methods, the modified Loeffler algorithm (11 MUL and 29 ADD) and Distributed Arithmetic, to implement the DCT/IDCT algorithm for MPEG or H.26x video compression using VHDL description language. The implementation has been achieved on Altera Stratix EP1S10 FPGA which provides a dedicated DSP blocks required for common signal processing functions. A new solution based on this DSP blocks used for to implement multipliers for the modified Loeffler algorithm in order to optimize speed and area.

引用

页码：3379 / 3382

页数：4

共 50 条

[41] Two-dimensional DCT/IDCT architecture
Aggoun, A
Jalloh, I
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (01): : 2 - 10
[42] ON THE REFINEMENT OF THE DCT/IDCT SCALING FACTOR SENSITIVITY
Amer, Ihab
Badawy, Wael
Dimitrov, Vassil
Jullien, Graham
2008 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOLS 1-4, 2008, : 337 - 340
[43] An orthogonal Matching Pursuit Algorithm Optimization Design Based On FPGA Implementation
Dai, Jiyang
Luo, Huazhu
Shen, Pei
Xu, Lizhou
PROCEEDINGS OF THE 28TH CHINESE CONTROL AND DECISION CONFERENCE (2016 CCDC), 2016, : 3752 - 3756
[44] FPGA Implementation of Improved Ant Colony Optimization Algorithm for Path Planning
Hsu, Chen-Chien
Wang, Wei-Yen
Chien, Yi-Hsing
Hou, Ru-Yu
Tao, Chin-Wang
2016 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2016, : 4516 - 4521
[45] FPGA implementation of adaptive IIR filters with particle swarm optimization algorithm
Gao, Zhenbin
Zeng, Xiangye
Wang, Jingyi
Liu, Jianfei
2008 11TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), VOLS 1-3, 2008, : 1364 - 1367
[46] H.264中DCT/IDCT/Hadamard变换多时钟方式的FPGA实现
王一皓
陈磊
于鸿洋
中国有线电视, 2007, (08) : 754 - 757
[47] Efficient implementation for high accuracy DCT processor based on FPGA
Naviner, L
Danger, JL
Laurent, C
Garcia-Garcia, A
42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 508 - 511
[48] A Configurable FPGA Implementation of the Tanh Function using DCT Interpolation
Abdelsalam, Ahmed M.
Langlois, J. M. Pierre
Cheriet, F.
2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 168 - 171
[49] 3D-DCT Processor and Its FPGA Implementation
Ikegaki, Yuki
Miyazaki, Toshiaki
Sedukhin, Stanislav G.
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, E94D (07): : 1409 - 1418
[50] Implementation of PRINCE Algorithm in FPGA
Abbas, Yasir Amer
Jidin, Razali
Jamil, Norziana
Z'aba, Muhammad Reza
Rusli, Mohd Ezanee
Tariq, Baraa
PROCEEDINGS OF THE 2014 6TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND MULTIMEDIA (ICIM), 2014, : 1 - 4

← 1 2 3 4 5 →