共 50 条
- [1] An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic [J]. ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, : 296 - 299
- [2] CORDIC Architecture Based 2-D DCT and IDCT for Image Compression [J]. 2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1473 - 1477
- [3] A new design and implementation of 8x8 2-D DCT/IDCT [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417
- [4] Implementation of a 2-d 8x8 IDCT on the reconfigurable montium core [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 562 - 566
- [5] An FPGA implementation of an on-line radix-4 CORDIC 2-D IDCT core [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 763 - 766
- [6] High-level Synthesized 2-D IDCT/IDST Implementation for HEVC Codecs on FPGA [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 385 - 388
- [8] An Efficient FPGA Implementation for 2-D MUSIC Algorithm [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 1795 - 1805
- [9] An accurate fixed-point 8x8 IDCT algorithm based on 2-D algebraic integer representation [J]. APPLICATIONS OF DIGITAL IMAGE PROCESSING XXX, PTS 1 AND 2, 2007, 6696
- [10] An implementation of 2D IDCT using AltiVec [J]. 2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 17 - 20