Implementation of 2-D IDCT based on distributed algorithm

被引:0
|
作者
Chen Peijiang [1 ]
机构
[1] Linyi Normal Univ, Sch Engn, Linyi 276005, Shandong, Peoples R China
关键词
MAC; IDCT; distributed algorithm; ASIC;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to present an ASIC implementation method of 2-D inverse discrete cosine transform based on distributed algorithm, in the design of 1-D IDCT, a Chen-based fast IDCT algorithm was utilized. Multiplier accumulators were realized by basing on distributed algorithm, which was used to reduce the hardware amount and enhance the speed performance. According to the design method, VHDL simulation, synthesis and layout design of system were implemented. The result shows that this 2-D IDCT ASIC design owns best timing performance comparing with other designs and the design period of this ASIC is lessened and system maintenance becomes easy.
引用
收藏
页码:1292 / 1295
页数:4
相关论文
共 50 条
  • [1] An on-line CORDIC based 2-D IDCT implementation using distributed arithmetic
    Yang, Y
    Wang, CY
    Ahmad, MO
    Swamy, MNS
    [J]. ISSPA 2001: SIXTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOLS 1 AND 2, PROCEEDINGS, 2001, : 296 - 299
  • [2] CORDIC Architecture Based 2-D DCT and IDCT for Image Compression
    Bhaisare, Sayali R.
    Gokhale, Aniket V.
    Dakhole, Pravin K.
    [J]. 2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 1473 - 1477
  • [3] A new design and implementation of 8x8 2-D DCT/IDCT
    Lee, YP
    Chen, LG
    Chen, MJ
    Ku, CW
    [J]. VLSI SIGNAL PROCESSING, IX, 1996, : 408 - 417
  • [4] Implementation of a 2-d 8x8 IDCT on the reconfigurable montium core
    Smit, L. T.
    Rauwerda, G. K.
    Molderink, A.
    Wolkotte, P. T.
    Smit, G. J. M.
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 562 - 566
  • [5] An FPGA implementation of an on-line radix-4 CORDIC 2-D IDCT core
    Yang, Y
    Wang, CY
    Ahmad, MO
    Swamy, MNS
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 763 - 766
  • [6] High-level Synthesized 2-D IDCT/IDST Implementation for HEVC Codecs on FPGA
    Viitamaki, Vili
    Sjovall, Panu
    Vanne, Jarno
    Hamalainen, Timo D.
    [J]. 2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 385 - 388
  • [7] An Efficient FPGA Implementation for 2-D MUSIC Algorithm
    Huang, Kai
    Sha, Jin
    Shi, Wei
    Wang, Zhongfeng
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (05) : 1795 - 1805
  • [8] An Efficient FPGA Implementation for 2-D MUSIC Algorithm
    Kai Huang
    Jin Sha
    Wei Shi
    Zhongfeng Wang
    [J]. Circuits, Systems, and Signal Processing, 2016, 35 : 1795 - 1805
  • [9] An accurate fixed-point 8x8 IDCT algorithm based on 2-D algebraic integer representation
    Amer, Ihab
    Badawy, Wael
    Dimitrov, Vassil
    Jullien, Graham
    [J]. APPLICATIONS OF DIGITAL IMAGE PROCESSING XXX, PTS 1 AND 2, 2007, 6696
  • [10] An implementation of 2D IDCT using AltiVec
    Lu, SJ
    Zhang, J
    Zhang, X
    Zhao, CJ
    [J]. 2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 17 - 20