An implementation of 2D IDCT using AltiVec

被引：0
|
作者：
Lu, SJ [1 ]
Zhang, J [1 ]
Zhang, X [1 ]
Zhao, CJ [1 ]
机构：
[1] Motorola Australian Res Ctr, Sydney, NSW 1455, Australia
来源：
2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II | 2002年
关键词：
AltiVec; pre-scaling for IDCT; SIMD parallel processing and data manipulation;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper explores the key functions of AltiVec through an implementation of 2D IDCT algorithm. By providing a benchmark for video processing, the advantage of using SIMD-style of parallel processing technique has been demonstrated. Besides a variety of instructions available for parallel arithmetic computations, a solution for efficiently reorganising data for parallel processing is also provided by AltiVec. The implementation resulted in a speedup of 10 times compared to its scalar version.
引用
收藏
页码：17 / 20
页数：4
相关论文
共 50 条
  • [1] A Fast and Concise Parallel Implementation of the 8x8 2D IDCT using Halide
    Johnson, Martin
    Playne, Daniel
    2020 IEEE 32ND INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2020), 2020, : 167 - 174
  • [2] Fast 2D IDCT implementation with multimedia instructions for a software MPEG2 decoder
    Murata, E
    Ikekawa, M
    Kuroda, I
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3105 - 3108
  • [3] VLSI Implementation of Fully Pipelined Multiplierless 2D DCT/IDCT Architecture for JPEG
    Subramanian, P.
    Reddy, A. Sagar Chaitanya
    2010 IEEE 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS (ICSP2010), VOLS I-III, 2010, : 401 - 404
  • [4] Verilog Implementation of Fully Pipelined And Multiplierless 2D DCT/IDCT JPEG Architecture
    Teja, Ravi G.
    Sruthi, R.
    Tomar, Kavita Singh
    Sivanantham, S.
    Sivasankaran, K.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [5] Design and Implementation of 2D IDCT/IDST-Specific Accelerator on Heterogeneous Multicore Architecture
    Pourabed, Mohammad Ali
    Nouri, Sajjad
    Nurmi, Jari
    2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2018,
  • [6] A full 2D IDCT with extreme low complexity
    Navarro, Antonio
    Silva, Antonio
    Reznik, Yuriy
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XXX, PTS 1 AND 2, 2007, 6696
  • [7] Source adaptive software 2D IDCT with SIMD
    Winger, LL
    2000 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS, VOLS I-VI, 2000, : 3642 - 3645
  • [8] A low power design of 2D DCT/IDCT processor
    Li, Jing
    Shen, Bo
    Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2007, 27 (01): : 88 - 94
  • [9] Effective Hardware Accelerator for 2D DCT/IDCT Using Improved Loeffler Architecture
    Zhou, Zhiwei
    Pan, Zhongliang
    IEEE ACCESS, 2022, 10 : 11011 - 11020
  • [10] Implementation of 2-D IDCT based on distributed algorithm
    Chen Peijiang
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE INFORMATION COMPUTING AND AUTOMATION, VOLS 1-3, 2008, : 1292 - 1295
12345