An implementation of 2D IDCT using AltiVec

被引：0

作者：

Lu, SJ ^{[1
]}

Zhang, J ^{[1
]}

Zhang, X ^{[1
]}

Zhao, CJ ^{[1
]}

机构：

[1] Motorola Australian Res Ctr, Sydney, NSW 1455, Australia

来源：

2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II | 2002年

关键词：

AltiVec; pre-scaling for IDCT; SIMD parallel processing and data manipulation;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper explores the key functions of AltiVec through an implementation of 2D IDCT algorithm. By providing a benchmark for video processing, the advantage of using SIMD-style of parallel processing technique has been demonstrated. Besides a variety of instructions available for parallel arithmetic computations, a solution for efficiently reorganising data for parallel processing is also provided by AltiVec. The implementation resulted in a speedup of 10 times compared to its scalar version.

引用

页码：17 / 20

页数：4

共 50 条

[41] Nanobiosensors Design Using 2D Materials: Implementation in Infectious and Fatal Disease Diagnosis
Singh, Nandita
Dkhar, Daphika S.
Chandra, Pranjal
Azad, Uday Pratap
BIOSENSORS-BASEL, 2023, 13 (02):
[42] A quantitative analysis of wiring lengths in 2D and 3D VLSI implementation of 2D systolic arrays
Milenkovic, A
Milutinovic, V
1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 833 - 836
[43] Considerations for the Implementation of 2D Protein Based Memory
Hudgins, Matthew
Khizroev, Sakhrat
JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2011, 11 (03) : 2520 - 2523
[44] IMPLEMENTATION OF 2D COMPUTATIONAL MODELS FOR NDE ON GPU
Bardel, Charles
Lei, Naiguang
Udpa, Lalita
REVIEW OF PROGRESS IN QUANTITATIVE NONDESTRUCTIVE EVALUATION, VOLS 31A AND 31B, 2012, 1430 : 729 - 736
[45] FPGA implementation for 2D discrete wavelet transform
Hung, KC
Huang, YJ
Truong, TK
Wang, CM
ELECTRONICS LETTERS, 1998, 34 (07) : 639 - 640
[46] Parallel implementation of modified 2D pattern matching
Gardel, A.
Lazaro, J. L.
Bravo, I.
Derutin, J. P.
Chateau, T.
2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 1617 - +
[47] MULTIPROCESSOR FPGA IMPLEMENTATION OF A 2D DIGITAL FILTER
Tsuei, Danny Teng-Hsiang
Dabbagh, Mohamed-Yahia
Sachdev, Manoj
2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 630 - 633
[48] Implementation scheme of 2D directional RAKE receiver
Jia, Xiang-Dong
Fu, Hai-Yang
Zeng, Wei-Hong
Dianbo Kexue Xuebao/Chinese Journal of Radio Science, 2011, 26 (03): : 500 - 508
[49] Implementation of Dense Matrix Multiplication on 2D Mesh
Samantray, Bhabani Sankar
Kanhar, Debananda
2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND APPLICATIONS (ICHPCA), 2014,
[50] RESEARCH AND IMPLEMENTATION FOR 2D MMSE CHANNEL ESTIMATION
Liang Yao
Zhou Weiou
Zhou Mingyu
He Li
2014 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP), 2014, : 1608 - 1612

← 1 2 3 4 5 →