Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)

被引:0
|
作者
Wu, Huapeng [1 ]
机构
[1] Univ Windsor, Dept ECE, Windsor, ON N9B 3P4, Canada
关键词
Montgomery multiplication; Finite field; Linear feedback shift register (LFSR); Weakly dual basis;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Montgomery multiplication in finite fields has been paid more and more attention recently since it shows advantageous over regular multiplication in speeding up elliptic curve cryptography based network security protocols. In this paper, a most-significant-bit first bit-serial Montgomery multiplication algorithm in GF(2(m)) using weakly dual bases is proposed for the first time. Then a new bit-serial Montgomery multiplier architecture is proposed using a linear feedback shift register (LFSR). Complexity comparison has shown that the proposed multiplier is comparable to or has certain advantage over the best among the existing similar works found in the literature.
引用
收藏
页码:527 / 530
页数:4
相关论文
共 50 条
  • [41] Digit-serial systolic multiplier for finite fields GF(2m)
    Guo, JH
    Wang, CL
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1998, 145 (02): : 143 - 148
  • [42] Bit-serial multiplication in GF(2m) using irreducible all-one polynomials
    Fenn, STJ
    Parker, MG
    Benaissa, M
    Taylor, D
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1997, 144 (06): : 391 - 393
  • [43] LFSR-Based Bit-Serial GF(2m) Multipliers Using Irreducible Trinomials
    Imana, Jose L.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (01) : 156 - 162
  • [44] Efficient Bit-Parallel Systolic Multiplier over GF (2m)
    Mozhi, S. Arul
    Ramya, P.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4800 - 4803
  • [45] Efficient Bit-Parallel Systolic Multiplier over GF (2m)
    Mozhi, S. Arul
    Ramya, P.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4899 - 4902
  • [46] Efficient Scalable Serial Multiplier Over GF(2m) Based on Trinomial
    Gebali, Fayez
    Ibrahim, Atef
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2322 - 2326
  • [47] ON A BIT-SERIAL INPUT AND BIT-SERIAL OUTPUT MULTIPLIER
    GNANASEKARAN, R
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 878 - 880
  • [48] An efficient reconfigurable multiplier architecture for Galois field GF(2m)
    Kitsos, P
    Theodoridis, G
    Koufopavlou, O
    [J]. MICROELECTRONICS JOURNAL, 2003, 34 (10) : 975 - 980
  • [49] A semi-systolic Montgomery multiplier over GF(2m)
    Kim, Kee-Won
    Jeon, Jun-Cheol
    [J]. IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
  • [50] A New digit-serial systolic multiplier for finite fields GF(2m)
    Kim, KW
    Lee, KJ
    Yoo, KY
    [J]. 2001 INTERNATIONAL CONFERENCES ON INFO-TECH AND INFO-NET PROCEEDINGS, CONFERENCE A-G: INFO-TECH & INFO-NET: A KEY TO BETTER LIFE, 2001, : E128 - E133