Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)

被引:0
|
作者
Wu, Huapeng [1 ]
机构
[1] Univ Windsor, Dept ECE, Windsor, ON N9B 3P4, Canada
关键词
Montgomery multiplication; Finite field; Linear feedback shift register (LFSR); Weakly dual basis;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Montgomery multiplication in finite fields has been paid more and more attention recently since it shows advantageous over regular multiplication in speeding up elliptic curve cryptography based network security protocols. In this paper, a most-significant-bit first bit-serial Montgomery multiplication algorithm in GF(2(m)) using weakly dual bases is proposed for the first time. Then a new bit-serial Montgomery multiplier architecture is proposed using a linear feedback shift register (LFSR). Complexity comparison has shown that the proposed multiplier is comparable to or has certain advantage over the best among the existing similar works found in the literature.
引用
收藏
页码:527 / 530
页数:4
相关论文
共 50 条
  • [31] Design of High-Speed Bit-Serial Divider in GF(2m)
    Lin, Wen-Ching
    Shieh, Ming-Der
    Wu, Chien-Ming
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 713 - 716
  • [32] On-Line Error Detection for Bit-Serial Multipliers in GF(2m)
    Sebastian Fenn
    Michael Gossel
    Mohammed Benaissa
    David Taylor
    Journal of Electronic Testing, 1998, 13 : 29 - 40
  • [33] A fast digit-serial systolic multiplier for finite field GF(2m)
    Kim, Chang Hoon
    Kwon, Soonhak
    Hong, Chun Pyo
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1268 - 1271
  • [34] An efficient Systolic multiplier for finite fields GF(2m)
    Kim, CH
    Han, SD
    Hong, CP
    PDPTA'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, 2001, : 1366 - 1371
  • [35] Efficient Digit Serial Dual Basis GF(2m) Multiplier
    Chang, Po-Lun
    Hsieh, Fei-Hu
    Chen, Liang-Hwa
    Lee, Chiou-Yng
    ICIEA 2010: PROCEEDINGS OF THE 5TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOL 1, 2010, : 180 - +
  • [36] Novel Radix Finite Field Multiplier for GF(2m)
    M.C. Mekhallalati
    A.S. Ashur
    M.K. Ibrahim
    Journal of VLSI signal processing systems for signal, image and video technology, 1997, 15 : 233 - 245
  • [37] Bit-serial multipliers for exponentiation and division in GF(2m) using irreducible AOP
    Hwang, YH
    Sim, SG
    Lee, PJ
    COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2004, PT 1, 2004, 3043 : 442 - 450
  • [38] Novel radix finite field multiplier for GF(2m)
    Univ of Nottingham, Nottingham, United Kingdom
    J VLSI Signal Process, 3 (233-245):
  • [39] An FPGA implementation of a Montgomery multiplier over GF(2M)
    Mentens, N
    Örs, SB
    Preneel, B
    Vandewalle, J
    COMPUTING AND INFORMATICS, 2004, 23 (5-6) : 487 - 499
  • [40] Bit-serial systolic multiplier/squarer for Montgomery's algorithm
    Lee, KJ
    Kim, KW
    Yoo, KY
    COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 70 - 73