An effective design for hierarchical test generation based on strong testability

被引：0
|
作者：
Ichihara, H [1 ]
Okamoto, N [1 ]
Inoue, T [1 ]
Hosokawa, T [1 ]
Fujiwara, H [1 ]
机构：
[1] Hiroshima City Univ, Grad Sch Informat Sci, Hiroshima, Japan
来源：
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词：
hierarchical test generation; strong testability; datapath; test plan;
D O I：
10.1109/ATS.2005.23
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Hierarchical test generation is an efficient method of test generation for VLSI circuits. In this paper, we study a test plan generation algorithm for hierarchical test based on strong testability. We propose a heuristic algorithm for finding a control forest requiring a small number of hold functions by improving an existing test plan generation algorithm based on strong testability. Experimental results show that the proposed algorithm is effective in reducing additional hold functions, i.e., reducing hardware overhead and delay penalty of datapaths.
引用
收藏
页码：288 / 293
页数：6
相关论文
共 50 条
  • [31] IC design-for-test and testability features
    Press, Ron
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 407 - 410
  • [32] EXPERIMENTAL EVALUATION OF TESTABILITY MEASURES FOR TEST-GENERATION
    CHANDRA, SJ
    PATEL, JH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (01) : 93 - 97
  • [33] Test and design-for-testability of IIR filter
    Xiao, Jixue
    Chen, Guangju
    Xie, Yongle
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2007, 19 (02): : 203 - 209
  • [34] Design for testability: Tunnelling through the test wall
    Maxwell, PC
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 199 - 206
  • [35] Probabilistic testability measure before pseudorandom test generation
    Kaminska, M. O.
    Kulak, E. N.
    Guz, O. A.
    Yeliseev, V. V.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 591 - +
  • [36] Test sequencing problems arising in test planning and design for testability
    Raghavan, V
    Shakeri, M
    Pattipati, KR
    IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS PART A-SYSTEMS AND HUMANS, 1999, 29 (02): : 153 - 163
  • [37] Test Case Generation Based on Hierarchical Genetic Algorithm
    Liu Shurong
    Hu Changzhen
    Xue Jingfeng
    Li Zhiqiang
    PROCEEDINGS OF THE 2014 INTERNATIONAL CONFERENCE ON MECHATRONICS, CONTROL AND ELECTRONIC ENGINEERING, 2014, 113 : 262 - 265
  • [38] Cost-effective non-scan design for testability for actual testability improvement
    Xiang, D
    Xu, Y
    2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 154 - 159
  • [39] Design of BSST-SMT-based Weaponry Testability Verification Test Scheme
    Wang K.
    Shi X.
    Qin L.
    Nie X.
    Long Y.
    Binggong Xuebao/Acta Armamentarii, 2019, 40 (11): : 2319 - 2328
  • [40] Testability integrated evaluation method based on testability virtual test data
    Liu Guanjun
    Zhao Chenxu
    Qiu Jing
    Zhang Yong
    Chinese Journal of Aeronautics , 2014, (01) : 85 - 92
12345