An effective design for hierarchical test generation based on strong testability

被引:0
|
作者
Ichihara, H [1 ]
Okamoto, N [1 ]
Inoue, T [1 ]
Hosokawa, T [1 ]
Fujiwara, H [1 ]
机构
[1] Hiroshima City Univ, Grad Sch Informat Sci, Hiroshima, Japan
来源
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS | 2005年
关键词
hierarchical test generation; strong testability; datapath; test plan;
D O I
10.1109/ATS.2005.23
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hierarchical test generation is an efficient method of test generation for VLSI circuits. In this paper, we study a test plan generation algorithm for hierarchical test based on strong testability. We propose a heuristic algorithm for finding a control forest requiring a small number of hold functions by improving an existing test plan generation algorithm based on strong testability. Experimental results show that the proposed algorithm is effective in reducing additional hold functions, i.e., reducing hardware overhead and delay penalty of datapaths.
引用
收藏
页码:288 / 293
页数:6
相关论文
共 50 条
  • [41] Testability integrated evaluation method based on testability virtual test data
    Liu Guanjun
    Zhao Chenxu
    Qiu Jing
    Zhang Yong
    CHINESE JOURNAL OF AERONAUTICS, 2014, 27 (01) : 85 - 92
  • [42] Testability integrated evaluation method based on testability virtual test data
    Liu Guanjun
    Zhao Chenxu
    Qiu Jing
    Zhang Yong
    Chinese Journal of Aeronautics, 2014, 27 (01) : 85 - 92
  • [43] Testability integrated evaluation method based on testability virtual test data
    Liu, Guanjun (gjliu342@qq.com), 1600, Chinese Journal of Aeronautics (27):
  • [44] Design for hierarchical two-pattern testability of data paths
    Altaf-Ul-Amin, M
    Ohtake, S
    Fujiwara, H
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 11 - 16
  • [45] Design for hierarchical two-pattern testability of data paths
    Altaf-Ul-Amin, M
    Ohtake, S
    Fujiwara, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2002, E85D (06): : 975 - 984
  • [46] Design for hierarchical testability of RTL circuits obtained by behavioral synthesis
    Princeton Univ, Princeton, United States
    IEEE Trans Comput Aided Des Integr Circuits Syst, 9 (1001-1014):
  • [47] Design for hierarchical testability of RTL circuits obtained by behavioral synthesis
    Ghosh, I
    Raghunathan, A
    Jha, NK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (09) : 1001 - 1014
  • [48] DESIGN FOR TESTABILITY AND BUILT-IN SELF TEST - A REVIEW
    NAGLE, HT
    ROY, SC
    HAWKINS, CF
    MCNAMER, MG
    FRITZEMEIER, RR
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1989, 36 (02) : 129 - 140
  • [49] DELAY-FAULT TEST-GENERATION AND SYNTHESIS FOR TESTABILITY UNDER A STANDARD SCAN DESIGN METHODOLOGY
    CHENG, KT
    DEVADAS, S
    KEUTZER, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (08) : 1217 - 1231
  • [50] LECTURES ON TEST AT ISIM - DESIGN FOR TESTABILITY - AN ATTITUDE TO BE LEARNED
    BERTRAND, Y
    ONDE ELECTRIQUE, 1995, 75 (01): : 3 - 6