High density and fully compatible embedded DRAM cell with 45nm MOS technology (CMOS6)

被引：0

作者：

Sanuki, T ^{[1
]}

Sogo, Y ^{[1
]}

Oishi, A ^{[1
]}

Okayama, Y ^{[1
]}

Hasumi, R ^{[1
]}

Morimasa, Y ^{[1
]}

Kinoshita, T ^{[1
]}

Komoda, T ^{[1
]}

Tanaka, H ^{[1
]}

Hiyama, K ^{[1
]}

Komoguchi, T ^{[1
]}

Matsumoto, T ^{[1
]}

Oota, K ^{[1
]}

Yokoyama, T ^{[1
]}

Fukasaku, K ^{[1
]}

Katsumata, R ^{[1
]}

Kido, M ^{[1
]}

Tamura, M ^{[1
]}

Takegawa, Y ^{[1
]}

Yoshimura, H ^{[1
]}

Kasai, K ^{[1
]}

Ohno, K ^{[1
]}

Saito, M ^{[1
]}

Aochi, H ^{[1
]}

Iwai, M ^{[1
]}

Nagashima, N ^{[1
]}

Matsuoka, E ^{[1
]}

Okamoto, Y ^{[1
]}

Noguchi, T ^{[1
]}

机构：

[1] Toshiba Co Ltd, Syst LSI Div, SoC Res & Dev Ctr, Semicond Co,Isogo Ku, Yokohama, Kanagawa 2358522, Japan

来源：

2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

For the first time, a deep trench based embedded DRAM cell for 45nm node system on a chip (SoC) applications is presented. We achieve both high data retention time and full compatibility with logic process, while scaling eDRAM cell down to 0.069 mu m(2) size. In order to compensate the loss of capacitance in aggressively scaled deep trench, high enhancement of storage node capacitance up to 60% is achieved by introducing the bottle etching process with LOCOS collar structure and the high-k node dielectric material (Al2O3). Hybrid STI structure is applied for void free gap filling, and high improvement of retention time is obtained by reduction of induced stress. Ultra Shallow Buried Strap (USBS) structure without silicide block process realizes the integration without any extra process after deep trench formation and extremely low strap resistance. No degradation of retention characteristics is observed by introducing Ni silicide on the top of storage node junction. Disposable sidewall spacer and Flash Lamp Anneal, which are key technologies of logic transistor, are also applied to eDRAM cell successfully. In addition, high functional test yield up to 61% has been obtained for 256Kb ADM.

引用

页码：14 / 15

页数：2

共 50 条

[21] A 45nm high performance bulk logic platform technology (CMOS6) using ultra high NA(1.07) immersion lithography with hybrid dual-damascene structure and porous low-k BEOL
Nii, H.
Sanuki, T.
Okayama, Y.
Ota, K.
Iwarnoto, T.
Fujimaki, T.
Kimura, T.
Watanabe, R.
Komoda, T.
Eiho, A.
Aikawa, K.
Yamaguchi, H.
Morimoto, R.
Ohshima, K.
Yokoyama, T.
Matsumoto, T.
Hachimine, K.
Sogo, Y.
Shino, S.
Kanai, S.
Yamazaki, T.
Takahashi, S.
Maeda, H.
Iwata, T.
Ohno, K.
Takegawa, Y.
Oishi, A.
Togo, M.
Fukasaku, K.
Takasu, Y.
Yamasaki, H.
Inokuma, H.
Matsuo, K.
Sato, T.
Nakazawa, M.
Katagiri, T.
Nakazawa, K.
Shinyama, T.
Tetsuka, T.
Fujita, S.
Kagawa, Y.
Nagaoka, K.
Muramatsu, S.
Iwasa, S.
Mimotogi, S.
Yoshida, K.
Sunouchi, K.
Iwai, M.
Saito, M.
Ikeda, M.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 419 - +
[22] A Fully-Integrated S/C Band Transmitter in 45nm CMOS/0.2μm GaN Heterogeneous Technology
LaRue, Matthew
Dupaix, Brian
Rashid, Shahriar
Barton, Taylor
James, Todd
Gouty, Wil
Watson, Paul
Quach, Tony
Khalil, Waleed
2017 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2017,
[23] STI gap-fill technology with High Aspect Ratio Process for 45nm CMOS and beyond
Tilke, A. T.
Hampp, R.
Stapelmann, C.
Culmsee, M.
Conti, R.
Wille, W.
Jaiswal, R.
Galiano, M.
Jain, A.
2006 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP, 2006, : 71 - +
[24] A highly scaled, high performance 45nm bulk logic CMOS technology with 0.242 μM2 SRAM cell
Cheng, Kuan-Lun
Wu, C. C.
Wang, Y. P.
Lin, D. W.
Chu, C. M.
Tarng, Y. Y.
Lu, S. Y.
Yang, S. J.
Hsieh, M. H.
Liu, C. M.
Fu, S. P.
Chen, J. H.
Lin, C. T.
Lien, W. Y.
Huang, H. Y.
Wang, P. W.
Lin, H. H.
Lee, D. Y.
Huang, M. J.
Nieh, C. F.
Lin, L. T.
Chen, C. C.
Chang, W.
Chiu, Y. H.
Wang, M. Y.
Yeh, C. H.
Chen, F. C.
Wu, C. M.
Chang, Y. H.
Wang, S. C.
Hsieh, H. C.
Lei, M. D.
Goto, K.
Tao, H. J.
Cao, M.
Tuan, H. C.
Diaz, C. H.
Mii, Y. J.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 243 - 246
[25] A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability
Hamamoto, Takeshi
Minami, Yoshihiro
Shino, Tomoaki
Kusunoki, Naoki
Nakajima, Hiroomi
Morikado, Mutsuo
Yamada, Takashi
Inoh, Kazumi
Sakamoto, Atsushi
Higashi, Tomoki
Fujita, Katsuyuki
Hatsuda, Kosuke
Ohsawa, Takashi
Nitayama, Akihiro
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 563 - 571
[26] High density DRAM for space utilizing embedded DRAMs macros in 32nm SOI CMOS
Popp, Jeremy
Ballast, John
Rabaa, Salim
McKay, Tony
Braatz, Jim
2011 IEEE INTERNATIONAL SOI CONFERENCE, 2011,
[27] SESO Memory: A CMOS compatible high density embedded memory technology for mobile applications
Atwood, B
Ishii, T
Osabe, T
Mine, T
Murai, F
Yano, K
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 154 - 155
[28] A Comparative Study of NC and PP-SRAM Cells with 6T SRAM Cell Using 45nm CMOS Technology
Joshi, V. K.
Borkar, S.
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 58 - 62
[29] 45nm Low Power CMOS Logic Compatible Embedded STT MRAM Utilizing a Reverse-Connection 1T/1MTJ Cell
Lin, C. J.
Kang, S. H.
Wang, Y. J.
Lee, K.
Zhu, X.
Chen, W. C.
Li, X.
Hsu, W. N.
Kao, Y. C.
Liu, M. T.
Chen, W. C.
Lin, YiChing
Nowak, M.
Yu, N.
Tran, Luan
2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 256 - +
[30] Stability and Performance Analysis of Low Power 6T SRAM Cell and Memristor Based SRAM Cell using 45NM CMOS Technology
Kumar, A. S. V. S. V. Prabhu Deva
Suman, B. Shaiwal
Sarkar, C. Arup
Kushwaha, D. Vivekanand
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 2218 - 2222

← 1 2 3 4 5 →