High density DRAM for space utilizing embedded DRAMs macros in 32nm SOI CMOS

被引：0
|
作者：
Popp, Jeremy [1 ]
Ballast, John [1 ]
Rabaa, Salim [1 ]
McKay, Tony [1 ]
Braatz, Jim [1 ]
机构：
[1] Boeing Res & Technol, Bellevue, WA USA
来源：
2011 IEEE INTERNATIONAL SOI CONFERENCE | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：22
相关论文
共 50 条
  • [1] 40V MESFETs Fabricated on 32nm SOI CMOS
    Lepkowski, William
    Wilk, Seth J.
    Kam, J.
    Thornton, Trevor J.
    2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [2] IBM制成32nm SOI嵌入式DRAM测试芯片
    国防制造技术, 2009, (05) : 72 - 72
  • [3] Resonant Body Transistors in IBM's 32nm SOI CMOS Technology
    Marathe, R.
    Wang, W.
    Mahmood, Z.
    Daniel, L.
    Weinstein, D.
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [4] Cryogenic Small-Signal and Noise Performance of 32nm SOI CMOS
    Coskun, A. H.
    Bardin, J. C.
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [5] Reliability Characterization of 32nm High-K Metal Gate SOT Technology with Embedded DRAM
    Mittl, Steve
    Swift, Ann
    Wu, Ernest
    Ioannou, Dimitris
    Chen, Fen
    Massey, Greg
    Rahim, Nilufa
    Hauser, Mike
    Hyde, Paul
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [6] Extending Dual Stress Liner Process to High Performance 32nm Node SOI CMOS Manufacturing
    Cai, M.
    Greene, B. J.
    Strane, J.
    Belyansky, M.
    Tamweber, F.
    Lee, D.
    van Meer, H.
    Laffosse, E.
    Luning, S.
    Mocuta, D.
    Maciejewski, E.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 17 - +
  • [7] Advanced High K/Metal SOI technologies for 32nm and beyond
    Horstmann, Manfred
    2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
  • [8] A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS
    Plouchart, J. -O.
    Ferriss, M.
    Natarajan, A.
    Valdes-Garcia, A.
    Sadhu, B.
    Rylyakov, A.
    Parker, B.
    Beakes, M.
    Babakani, A.
    Yaldiz, S.
    Pileggi, L.
    Harjani, R.
    Reynolds, S.
    Tierno, J. A.
    Friedman, D.
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [9] A 1 MB Cache Subsystem Prototype With 1.8 ns Embedded DRAMs in 45 nm SOI CMOS
    Klim, Peter J.
    Barth, John
    Reohr, William R.
    Dick, David
    Fredeman, Gregory
    Koch, Gary
    Le, Hien M.
    Khargonekar, Aditya
    Wilcox, Pamela
    Golz, John
    Kuang, Jente B.
    Mathews, Abraham
    Law, Jethro C.
    Luong, Trong
    Ngo, Hung C.
    Freese, Ryan
    Hunter, Hillery C.
    Nelson, Erik
    Parries, Paul
    Kirihata, Toshiaki
    Iyer, Subramanian S.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) : 1216 - 1226
  • [10] An Ultra-High Bandwidth Sub-Ranging ADC with Programmable Dynamic Range in 32nm CMOS SOI
    Hsueh, Jen-Chieh
    Chen, Vanessa
    Plouchart, Jean-Oliver
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 448 - 451
12345