High density DRAM for space utilizing embedded DRAMs macros in 32nm SOI CMOS

被引：0
|
作者：
Popp, Jeremy [1 ]
Ballast, John [1 ]
Rabaa, Salim [1 ]
McKay, Tony [1 ]
Braatz, Jim [1 ]
机构：
[1] Boeing Res & Technol, Bellevue, WA USA
来源：
2011 IEEE INTERNATIONAL SOI CONFERENCE | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：22
相关论文
共 50 条
  • [41] A 19.1dBm Segmented Power-Mixer Based Multi-Gbps mm-Wave Transmitter in 32nm SOI CMOS
    Dasgupta, Kaushik
    Sengupta, Kaushik
    Pai, Alex
    Hajimiri, Ali
    2014 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2014, : 343 - 346
  • [42] Fully-Integrated Switched-Capacitor Voltage Regulator with On-Chip Current-Sensing and Workload Optimization in 32nm SOI CMOS
    Mi, Xiaoyang
    Mandal, Debashis
    Sathe, Visvesh
    Bakkologlu, Bertan
    Seo, Jae-sun
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 140 - 145
  • [43] A 18mW, 3.3dB NF, 60GHz LNA in 32nm SOI CMOS Technology with Autonomic NF Calibration
    Plouchart, J. -O.
    Wang, F.
    Balteanu, A.
    Parker, B.
    Sanduleanu, M. A. T.
    Yeck, M.
    Chen, V. H. -C
    Woods, W.
    Sadhu, B.
    Valdes-Garcia, A.
    Li, X.
    Friedman, D.
    PROCEEDINGS OF THE 2015 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC 2015), 2015, : 319 - 322
  • [44] High Performance 32nm SOI CMOS with High-k/Metal Gate and 0.149μm2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper
    Greene, B.
    Liang, Q.
    Amarnath, K.
    Wang, Y.
    Schaeffer, J.
    Cai, M.
    Liang, Y.
    Saroop, S.
    Cheng, J.
    Rotondaro, A.
    Han, S-J.
    Mo, R.
    McStay, K.
    Ku, S.
    Pal, R.
    Kumar, M.
    Dirahoui, B.
    Yang, B.
    Tamweber, F.
    Lee, W-H.
    Steigerwalt, M.
    Weijtmans, H.
    Holt, J.
    Black, L.
    Samavedam, S.
    Turner, M.
    Ramani, K.
    Lee, D.
    Belyansky, M.
    Chowdhury, M.
    Aime, D.
    Min, B.
    van Meer, H.
    Yin, H.
    Chan, K.
    Angyal, M.
    Zaleski, M.
    Ogunsola, O.
    Child, C.
    Zhuang, L.
    Yan, H.
    Permana, D.
    Sleight, J.
    Guo, D.
    Mittl, S.
    Ioannou, D.
    Wu, E.
    Chudzik, M.
    Park, D-G.
    Brown, D.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 140 - +
  • [45] High Performance 32nm SOI CMOS with High-k/Metal Gate and 0.149μm2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper
    Greene, B.
    Liang, Q.
    Amarnath, K.
    Wang, Y.
    Schaeffer, J.
    Cai, M.
    Liang, Y.
    Saroop, S.
    Cheng, J.
    Rotondaro, A.
    Han, S-J.
    Mo, R.
    McStay, K.
    Ku, S.
    Pal, R.
    Kumar, M.
    Dirahoui, B.
    Yang, B.
    Tamweber, F.
    Lee, W-H.
    Steigerwalt, M.
    Weijtmans, H.
    Holt, J.
    Black, L.
    Samavedam, S.
    Turner, M.
    Ramani, K.
    Lee, D.
    Belyansky, M.
    Chowdhury, M.
    Aime, D.
    Min, B.
    van Meer, H.
    Yin, H.
    Chan, K.
    Angyal, M.
    Zaleski, M.
    Ogunsola, O.
    Child, C.
    Zhuang, L.
    Yan, H.
    Permana, D.
    Sleight, J.
    Guo, D.
    Mittl, S.
    Ioannou, D.
    Wu, E.
    Chudzik, M.
    Park, D-G.
    Brown, D.
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : A140 - A141
  • [46] A 0.127 μm2 high performance 65nm SOI based embedded DRAM for on-processor applications
    Wang, G.
    Cheng, K.
    Ho, H.
    Faltermeier, J.
    Kong, W.
    Kim, H.
    Cai, J.
    Tanner, C., III
    McStay, K.
    Balasubramanyam, K.
    Pei, C.
    Ninomiya, L.
    Li, X.
    Winstel, K.
    Dobuzinsky, D.
    Naeem, M.
    Zhang, R.
    Deschner, R.
    Brodsky, M. J.
    Allen, S.
    Yates, J., III
    Feng, Y.
    Marchetti, P.
    Norris, C.
    Casarotto, D.
    Benedict, J.
    Kniffin, A.
    Parise, D.
    Khan, B.
    Barth, J.
    Parries, P.
    Kirihata, T.
    Norum, J.
    Iyer, S. S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 310 - +
  • [47] High Performance DDR Architecture in Intel® Core™ processors using 32nm CMOS High-K Metal-Gate Process
    Mosalikanti, Praveen
    Mozak, Chris
    Kurd, Nasser
    2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 154 - 157
  • [48] 3Di DC-DC Buck Micro Converter With TSVs, Grind Side Inductors, and Deep Trench Decoupling Capacitors in 32nm SOI CMOS
    Safran, John
    Rangan, Giri N. K.
    Vanukuru, Venkata Nr
    Torgal, Sandeep
    Chaturvedi, Vikram
    Lal, Sarath K. P.
    Butt, Shahid
    Maier, Gary
    Cestero, Alberto
    Thuy Tran-Quinn
    Nag, Joyeeta
    Rosenblatt, Sami
    Robson, Norman
    Angyal, Matthew
    Graves-Abe, Troy
    Berger, Daniel
    Pape, James
    Iyer, Subramanian
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1451 - 1456
  • [49] Total Ionizing Dose Characterization of an 8-bit 200-MSps Switched-Capacitor Pipeline A-to-D Converter in 32nm SOI CMOS
    Zanchi, Alfio
    Cabanas-Holmen, Manuel
    Yao, Mark
    Meaker, Barry
    Amort, Anthony
    2016 IEEE RADIATION EFFECTS DATA WORKSHOP (REDW), 2016, : 126 - 131
  • [50] A 90GS/s 8b 667mW 64x Interleaved SAR ADC in 32nm Digital SOI CMOS
    Kull, Lukas
    Toifl, Thomas
    Schmatz, Martin
    Francese, Pier Andrea
    Menolfi, Christian
    Braendli, Matthias
    Kossel, Marcel
    Morf, Thomas
    Andersen, Toke Meyer
    Leblebici, Yusuf
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 378 - +
12345