Design and Verification of Benzocyclobutene (BCB) Templates for Chip-to-Wafer Alignment in 3D Integration

被引:1
|
作者
Zhang, Dingyou [1 ]
Lu, Jian-Qiang [1 ]
机构
[1] Rensselaer Polytech Inst, Dept Elect Comp & Syst Engn, Troy, NY 12180 USA
关键词
STACKING TECHNOLOGY; SILICON; VIAS;
D O I
10.1149/1.4717507
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
We report on designs of Benzocyclobutene (BCB) templates for chip-to-wafer (C2W) alignment in 3D integration, in order to effectively reduce the wafer bow and improve the alignment accuracy and wafer-level uniformity. The BCB template enables well-controlled alignment, few thermal cycles and high throughput of 3D system fabrication. In this paper, we evaluated the changes of wafer bow during the C2W 3D fabrication processes and proposed several solutions to reduce the wafer bow, including partial etch of backside oxide, use of a thinner BCB template, use of a partial cure of BCB, or removal of the template corner. Among these options, removing BCB template corner can release the wafer level stress, while improving the alignment accuracy and BCB etch uniformity.
引用
收藏
页码:93 / 102
页数:10
相关论文
共 50 条
  • [41] Thermal Analysis of a 3D Flip-chip Fan-out Wafer Level Package (fcFOWLP) for High Bandwidth 3D Integration
    Oprins, H.
    Beyne, E.
    [J]. PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1234 - 1242
  • [42] Process Development for 3D Integration: Conductive wafer bonding for high density inter-chip interconnection
    Song, Chongshen
    Zhang, Wenqi
    Shangguan, Dongkai
    [J]. 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 4 - 4
  • [43] High Precision Alignment Process for Future 3D Wafer Bonding
    Sugaya, Isao
    Mitsuishi, Hajime
    Maeda, Hidehiro
    Okada, Masashi
    Okamoto, Kazuya
    [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 348 - 353
  • [44] Wafer warpage analysis of stacked wafers for 3D integration
    Kim, Youngrae
    Kang, Sung-Keun
    Kim, Sung-Dong
    Kim, Sarah Eunkyung
    [J]. MICROELECTRONIC ENGINEERING, 2012, 89 : 46 - 49
  • [45] Through Wafer Via Technology for MEMS and 3D Integration
    Rimskog, Magnus
    [J]. 32nd IEEE/CPMT International Electronic Manufacturing Technology Symposium, 2007, : 174 - 177
  • [46] Wafer Reconstruction: An Alternative 3D Integration Process Flow
    Wang, Teng
    Silva, Jose Luis
    Daily, Robert
    Capuz, Giovanni
    Gonzalez, Mario
    Rebibis, Kenneth June
    Kroehnert, Steffen
    Beyne, Eric
    [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 415 - 419
  • [47] Overlay as the key to drive wafer scale 3D integration
    Steen, Steven E.
    LaTulipe, Douglas
    Topol, Anna W.
    Frank, David J.
    Belote, Kevin
    Posillico, Dominick
    [J]. MICROELECTRONIC ENGINEERING, 2007, 84 (5-8) : 1412 - 1415
  • [48] Building blocks for wafer-level 3D integration
    Sadaka, Mariam
    Di Cioccio, Lea
    [J]. SOLID STATE TECHNOLOGY, 2009, 52 (10) : 20 - +
  • [49] Low Temperature Hybrid Wafer Bonding for 3D Integration
    Damian, A. A.
    Poelma, R. H.
    van Zeijl, H. W.
    Zhang, G. Q.
    [J]. 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
  • [50] Novel Chip Stacking Process for 3D Integration
    Lee, Jaesik
    Fernandez, Daniel M.
    Paing, Myo
    Yeo, Yen Chen
    Gao, Shan
    [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1939 - 1943