共 50 条
- [41] Thermal Analysis of a 3D Flip-chip Fan-out Wafer Level Package (fcFOWLP) for High Bandwidth 3D Integration [J]. PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 1234 - 1242
- [42] Process Development for 3D Integration: Conductive wafer bonding for high density inter-chip interconnection [J]. 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 4 - 4
- [43] High Precision Alignment Process for Future 3D Wafer Bonding [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 348 - 353
- [45] Through Wafer Via Technology for MEMS and 3D Integration [J]. 32nd IEEE/CPMT International Electronic Manufacturing Technology Symposium, 2007, : 174 - 177
- [46] Wafer Reconstruction: An Alternative 3D Integration Process Flow [J]. PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 415 - 419
- [47] Overlay as the key to drive wafer scale 3D integration [J]. MICROELECTRONIC ENGINEERING, 2007, 84 (5-8) : 1412 - 1415
- [48] Building blocks for wafer-level 3D integration [J]. SOLID STATE TECHNOLOGY, 2009, 52 (10) : 20 - +
- [49] Low Temperature Hybrid Wafer Bonding for 3D Integration [J]. 2013 14TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2013,
- [50] Novel Chip Stacking Process for 3D Integration [J]. 2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1939 - 1943