Design and Verification of Benzocyclobutene (BCB) Templates for Chip-to-Wafer Alignment in 3D Integration

被引:1
|
作者
Zhang, Dingyou [1 ]
Lu, Jian-Qiang [1 ]
机构
[1] Rensselaer Polytech Inst, Dept Elect Comp & Syst Engn, Troy, NY 12180 USA
关键词
STACKING TECHNOLOGY; SILICON; VIAS;
D O I
10.1149/1.4717507
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
We report on designs of Benzocyclobutene (BCB) templates for chip-to-wafer (C2W) alignment in 3D integration, in order to effectively reduce the wafer bow and improve the alignment accuracy and wafer-level uniformity. The BCB template enables well-controlled alignment, few thermal cycles and high throughput of 3D system fabrication. In this paper, we evaluated the changes of wafer bow during the C2W 3D fabrication processes and proposed several solutions to reduce the wafer bow, including partial etch of backside oxide, use of a thinner BCB template, use of a partial cure of BCB, or removal of the template corner. Among these options, removing BCB template corner can release the wafer level stress, while improving the alignment accuracy and BCB etch uniformity.
引用
收藏
页码:93 / 102
页数:10
相关论文
共 50 条
  • [31] Technologies for 3D Wafer Level Heterogeneous Integration
    Wolf, M. J.
    Ramm, P.
    Klumpp, A.
    Reichl, H.
    [J]. DTIP 2008: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2008, : 123 - +
  • [32] Wafer and Die Bonding Technologies for 3D Integration
    Farrens, Shari
    [J]. MATERIALS AND TECHNOLOGIES FOR 3-D INTEGRATION, 2009, 1112 : 55 - 65
  • [33] CNT-BCB Composites as a Bonding Interface Material for 3D Integration
    Xu, Xiangming
    Tan, Zhimin
    Wang, Zheyao
    [J]. 2011 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2011,
  • [34] Miniaturized 3D Functional Interposer Using Bumpless Chip-on-Wafer (COW Integration with Capacitors
    Funaki, Tatsuya
    Satake, Yoshiaki
    Kobinata, Kyosuke
    Hsiao, Chih-Cheng
    Matsuno, Hitoshi
    Abe, Shunsuke
    Kim, Youngsuk
    Ohba, Takayuki
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 185 - 190
  • [35] Antenna on Chip Design Utilizing 3D Integration for Mixed Signal Applications
    Adamshick, S.
    Johnson, A.
    Moriarty, K.
    Tremblay, W.
    Burke, J.
    [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 209 - 212
  • [36] Solving The Yield Optimization Problem for Wafer to Wafer 3d Integration Process
    Harzi, Marwa
    Abusenenh, Hashem
    Krichen, Saoussen
    [J]. WORLD CONFERENCE ON TECHNOLOGY, INNOVATION AND ENTREPRENEURSHIP, 2015, : 1905 - 1914
  • [37] Robust Measurement of Bonding Strength for Wafer-to-Wafer 3D Integration
    Fuse, Junya
    Iwata, Tomoya
    Ebiko, Sodai
    Inoue, Fumihiro
    [J]. 2023 International Conference on Electronics Packaging, ICEP 2023, 2023, : 105 - 106
  • [38] A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication
    Geng Fei
    Ding Xiaoyun
    Xu Gaowei
    Luo Le
    [J]. JOURNAL OF SEMICONDUCTORS, 2009, 30 (10)
  • [39] A wafer-level 3D packaging structure with Benzocyclobutene as a dielectric for multichip module fabrication
    耿菲
    丁晓云
    徐高卫
    罗乐
    [J]. Journal of Semiconductors, 2009, (10) : 153 - 158
  • [40] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    [J]. 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9