共 50 条
- [1] 3D integration approaches for MEMS and CMOS sensors based on a Cu Through-Silicon-Via technology and wafer level bonding [J]. SMART SENSORS, ACTUATORS, AND MEMS VII; AND CYBER PHYSICAL SYSTEMS, 2015, 9517
- [2] Wafer bonding for 3D integration of MEMS/CMOS [J]. RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/ MOEMS V, 2006, 6111
- [3] Through silicon via technology - Processes and reliability for wafer-level 3D system integration [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 841 - +
- [4] Wafer stacking : key technology for 3D integration [J]. 2009 IEEE INTERNATIONAL SOI CONFERENCE, 2009, : 41 - 44
- [5] Wafer-level 3D integration technology [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 583 - 597
- [6] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
- [7] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration [J]. Microsystem Technologies, 2012, 18 : 1065 - 1075
- [8] Fabrication and Feasibility of Through Silicon Via for 3D MEMS Resonator Integration [J]. 2019 IEEE SENSORS, 2019,
- [9] Metal Thermocompression Wafer Bonding for 3D Integration and MEMS Applications [J]. SEMICONDUCTOR WAFER BONDING 11: SCIENCE, TECHNOLOGY, AND APPLICATIONS - IN HONOR OF ULRICH GOSELE, 2010, 33 (04): : 27 - 35
- [10] An Innovative Bumpless Stacking with Through Silicon Via for 3D Wafer-On-Wafer (WOW) Integration [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1861 - 1864