共 50 条
- [1] Wafer-level 3D integration technology [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 583 - 597
- [2] 3D Integration by Wafer-Level Aligned Wafer Bonding [J]. 2015 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), 2015, : 185 - 188
- [3] Low Temperature Wafer Bonding for Wafer-Level 3D Integration [J]. 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
- [4] 3D Integration with AC coupling for Wafer-Level Assembly [J]. 2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 487 - +
- [5] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration [J]. MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
- [7] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration [J]. Microsystem Technologies, 2012, 18 : 1065 - 1075
- [8] Dielectric glue wafer bonding and bonded wafer thinning for wafer-level 3D integration [J]. SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 76 - 86
- [9] Bonding interfaces in wafer-level metal/adhesive bonded 3D integration [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 871 - 878
- [10] Planarization issues in wafer-level three-dimensional (3D) integration [J]. ADVANCES IN CHEMICAL-MECHANICAL POLISHING, 2004, 816 : 217 - 228