A low-voltage triggering SCR for ESD protection in a 0.35um SiGe BiCMOS process

被引:0
|
作者
Liao Changjun [1 ]
Cheng Hui [2 ]
Liu Jizhi [2 ]
Zhao Liu [2 ]
Tian Rui [2 ]
机构
[1] Univ Elect Sci & Technol China, Sch Commun & Informat Engn, Chengdu 610054, Peoples R China
[2] Univ Elect Sci & Technol China, Sch Microelect & Solid State Elect, Chengdu 610054, Peoples R China
关键词
Heterojunction bipolar transistor (HBT); Silicon Controlled Rectifier (SCR); Electrostatic Discharge (ESD); trigger voltage;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A Heterojunction bipolar transistor (HBT) trigger Silicon Controlled Rectifier (SCR) device in a 0.35um Silicon-germanium (SiGe) BiCMOS technology is proposed for Electrostatic Discharge (ESD) protection in this paper. The trigger voltage of the HBT trigger SCR (HTSCR) is decided by the collector-to-emitter breakdown voltage (DVcro) of the HBT structure in floating base configuration. Compared to the traditional MLSCRs, the trigger voltage of the fabricated HTSCR can reduce to less 50% of that of the MLSCR The operational mechanisms of the HTSCR is discussed, and the underlying physical mechanisms critical to the trigger voltage are demonstrated based on transmission line pulsing (TLP) measurement.
引用
收藏
页数:2
相关论文
共 50 条
  • [41] Characteristics of low-leakage deep-trench diode for ESD protection design in 0.18-μm SiGe BiCMOS process
    Chen, SS
    Chen, TY
    Tang, TH
    Su, JL
    Shen, TM
    Chen, JK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) : 1683 - 1689
  • [42] Modified Low-Voltage Triggered Silicon-Controlled Rectifier for ESD Protection
    Yang, Zhaonian
    Qi, Changlin
    Fu, Dongbing
    Pu, Shi
    Wang, Xin
    Yang, Yuan
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (05) : 746 - 749
  • [43] Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes
    Ker, Ming-Dou
    Wang, Chang-Tzu
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2009, 9 (01) : 49 - 58
  • [44] Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications
    Dai, Chia-Tsen
    Ker, Ming-Dou
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [45] Improved Low-Voltage-Triggered SCR Structure for RF-ESD Protection
    Ma, Fei
    Han, Yan
    Dong, Shurong
    Miao, Meng
    Liang, Hailiang
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) : 1050 - 1052
  • [46] Design and Analysis of Low-Voltage Low-Parasitic ESD Protection for RF ICs in CMOS
    Liu, Jian
    Wang, Xin
    Zhao, Hui
    Fang, Qiang
    Wang, Albert
    Lin, Lin
    Tang, He
    Fan, Siqiang
    Zhao, Bin
    Wen, Shi-Jie
    Wong, Richard
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (05) : 1100 - 1110
  • [47] Low Ron and high robustness ESD protection design for low-voltage power clamp application
    Song, BoBae
    Koo, YongSeo
    ELECTRONICS LETTERS, 2016, 52 (18) : 1554 - U62
  • [48] Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity
    Tang, Kai-Neng
    Liao, Seian-Feng
    Ker, Ming-Dou
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 325 - 328
  • [49] Impact of Guard Ring Layout on the Stacked Low-Voltage PMOS for High-Voltage ESD Protection
    Liao, Seian-Feng
    Tang, Kai-Neng
    Ker, Ming-Dou
    Yeh, Jia-Rong
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 185 - 188
  • [50] Novel Ring Silicon-Controlled Rectifier for ESD Protection of Low-Voltage Circuits
    Yu, Fangjun
    Zhu, Xinyu
    Deng, Feifan
    Chen, Yipeng
    Dong, Shurong
    2022 INTERNATIONAL EOS/ESD SYMPOSIUM ON DESIGN AND SYSTEM (IEDS), 2022,