A Method to Abstract RTL IP Blocks into C plus plus Code and Enable High-Level Synthesis

被引:0
|
作者
Bombieri, Nicola [1 ]
Liu, Hung-Yi
Fummi, Franco [1 ]
Carloni, Luca
机构
[1] Univ Verona, Dip Informat, I-37100 Verona, Italy
关键词
RTL IP reuse; System-level Design;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a method to automatically generate a synthesizable C++ specification from the given RTL design of an IP block, by abstracting away most of its micro-architectural characteristics while preserving its functionality. The goal is twofold: recover the IP block specification for system-level design, and enable the derivation of more optimized implementations through high-level synthesis. The C++ specification can be generated with different interfaces thus allowing the IP model to be reused across different system platforms. Experimental results show that the proposed approach not only enhances the reusability of the recovered IP block but also unveils a richer design space to explore.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] High-level support for hybrid parallel execution of C plus plus applications targeting Intel® Xeon Phi™ coprocessors
    Dokulil, Jiri
    Bajrovic, Enes
    Benkner, Siegfried
    Pllana, Sabri
    Sandrieser, Martin
    Bachmayer, Beverly
    2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 : 2508 - 2511
  • [32] Automated C/C plus plus Program Repair for High -Level Synthesis via Large Language Models
    Xu, Kangwei
    Zhang, Grace Li
    Yin, Xunzhao
    Zhuo, Chang
    Schlichtmann, Ulf
    Li, Bing
    2024 ACM/IEEE 6TH SYMPOSIUM ON MACHINE LEARNING FOR CAD, MLCAD 2024, 2024,
  • [33] Compiling mercury to high-level C code
    Henderson, F
    Somogyi, Z
    COMPILER CONSTRUCTION, PROCEEDINGS, 2002, 2304 : 197 - 212
  • [34] Layout-driven RTL binding techniques for high-level synthesis
    Xu, M
    Kurdahi, FJ
    9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 33 - 38
  • [35] An RTL design-space exploration method for high-level applications
    Kao, PC
    Hsieh, CK
    Wu, ACH
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 162 - 167
  • [36] An RTL design-space exploration method for high-level applications
    Kao, Peng-Cheng
    Hsieh, Chih-Kuang
    Su, Ching-Feng
    Wu, Allen C.-H.
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2001, E84-A (11) : 2648 - 2654
  • [37] Behavioral-Level IP Integration in High-Level Synthesis
    Yang, Liwei
    Gurumani, Swathi
    Chen, Deming
    Rupnow, Kyle
    2015 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (FPT), 2015, : 172 - 175
  • [38] Verilntel2C: Abstracting RTL to C to maximize High-Level Synthesis Design Space Exploration
    Mahapatra, Anushree
    Schafer, Benjamin Carrion
    INTEGRATION-THE VLSI JOURNAL, 2019, 64 : 1 - 12
  • [39] An RTL design-space exploration method for high-level applications
    Kao, PC
    Hsieh, CK
    Su, CF
    Wu, ACH
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2001, E84A (11): : 2648 - 2654
  • [40] Implementation of MUSCL-Hancock method into the C plus plus code for the Euler equations
    Murawski, K., Jr.
    Murawski, K.
    Stpiczynski, P.
    BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2012, 60 (01) : 45 - 53