A Method to Abstract RTL IP Blocks into C plus plus Code and Enable High-Level Synthesis

被引:0
|
作者
Bombieri, Nicola [1 ]
Liu, Hung-Yi
Fummi, Franco [1 ]
Carloni, Luca
机构
[1] Univ Verona, Dip Informat, I-37100 Verona, Italy
关键词
RTL IP reuse; System-level Design;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a method to automatically generate a synthesizable C++ specification from the given RTL design of an IP block, by abstracting away most of its micro-architectural characteristics while preserving its functionality. The goal is twofold: recover the IP block specification for system-level design, and enable the derivation of more optimized implementations through high-level synthesis. The C++ specification can be generated with different interfaces thus allowing the IP model to be reused across different system platforms. Experimental results show that the proposed approach not only enhances the reusability of the recovered IP block but also unveils a richer design space to explore.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] CALGARY PLUS-15 + SYSTEM OF HIGH-LEVEL WALKWAYS
    BODDY, T
    ARCHITECTURAL REVIEW, 1980, 167 (999) : 310 - 312
  • [42] Abstractions for C plus plus code optimizations in parallel high-performance applications
    Klepl, Jiri
    Smelko, Adam
    Rozsypal, Lukas
    Krulis, Martin
    PARALLEL COMPUTING, 2024, 121
  • [43] Optimized Reconfigurable RTL Components for Performance Improvements During High-Level Synthesis
    Economakos, George
    Xydis, Sotiris
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 164 - 171
  • [44] Verification of RTL generated from scheduled behavior in a high-level synthesis flow
    Ashar, P
    Bhattacharya, S
    Raghunathan, A
    Mukaiyama, A
    1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 517 - 524
  • [45] A Scheduling Postprocessor to Exploit Morphable RTL Components During High-Level Synthesis
    Economakos, George
    Xydis, Sotiris
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 494 - 499
  • [46] Abstract State Machines as an Intermediate Representation for High-level Synthesis
    Sinha, Rohit
    Patel, Hiren D.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1406 - 1411
  • [47] Coordinated transformations for high-level synthesis of high performance microprocessor blocks
    Gupta, S
    Kam, T
    Kishinevsky, M
    Rotem, S
    Savoiu, N
    Dutt, N
    Gupta, R
    Nicolau, A
    39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 898 - 903
  • [48] High-level synthesis using predefined IP-s
    Arató, Péter
    Kandár, Tibor
    Mohr, Zoltán
    Visegrády, Tamás
    Periodica Polytechnica Electrical Engineering, 2004, 46 (3-4): : 123 - 136
  • [49] The amplicon-plus system for high-level expression of transgenes in plants
    Mallory, AC
    Parks, G
    Endres, MW
    Baulcombe, D
    Bowman, LH
    Pruss, GJ
    Vance, VB
    NATURE BIOTECHNOLOGY, 2002, 20 (06) : 622 - 625
  • [50] The amplicon-plus system for high-level expression of transgenes in plants
    Allison C. Mallory
    Graham Parks
    Matthew W. Endres
    David Baulcombe
    Lewis H. Bowman
    Gail J. Pruss
    Vicki B. Vance
    Nature Biotechnology, 2002, 20 : 622 - 625