A Method to Abstract RTL IP Blocks into C plus plus Code and Enable High-Level Synthesis

被引：0

作者：

Bombieri, Nicola ^{[1
]}

Liu, Hung-Yi

Fummi, Franco ^{[1
]}

Carloni, Luca

机构：

[1] Univ Verona, Dip Informat, I-37100 Verona, Italy

来源：

2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2013年

关键词：

RTL IP reuse; System-level Design;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We present a method to automatically generate a synthesizable C++ specification from the given RTL design of an IP block, by abstracting away most of its micro-architectural characteristics while preserving its functionality. The goal is twofold: recover the IP block specification for system-level design, and enable the derivation of more optimized implementations through high-level synthesis. The C++ specification can be generated with different interfaces thus allowing the IP model to be reused across different system platforms. Experimental results show that the proposed approach not only enhances the reusability of the recovered IP block but also unveils a richer design space to explore.

引用

页数：9

共 50 条

[11] High-Level Synthesis of Key-Obfuscated RTL IP with Design Lockout and Camouflaging
Islam, Sheikh Ariful
Sah, Love Kumar
Katkoori, Srinivas
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2021, 26 (01)
[12] Method of Free C plus plus Code Migration Between SoC Level Tests and Standalone IP-Core UVM Environments
Putrya, Fedor
2014 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2014,
[13] High-level C plus plus Implementation of the Read-Copy-Update Pattern
Marton, Gabor
Szekeres, Imre
Porkolab, Zoltan
2017 IEEE 14TH INTERNATIONAL SCIENTIFIC CONFERENCE ON INFORMATICS, 2017, : 243 - 248
[14] High-Level Stream and Data Parallelism in C plus plus for Multi-Cores
Loff, Junior
Hoffmann, Renato Barreto
Griebler, Dalvan
Fernandes, Luiz Gustavo
25TH BRAZILIAN SYMPOSIUM ON PROGRAMMING LANGUAGES, SBLP 2021, 2021, : 41 - 48
[15] Robust and Efficient RTL to C Compiler Optimized for High-Level Synthesis
Rashid, Imtiaz
Schafer, Benjamin Carrion
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (02) : 559 - 567
[16] High-level GPU computing with Jacket for MATLAB and C/C plus
Pryor, Gallagher
Lucey, Brett
Maddipatla, Sandeep
McClanahan, Chris
Melonakos, John
Venugopalakrishnan, Vishwanath
Patel, Krunal
Yalamanchili, Pavan
Malcolm, James
MODELING AND SIMULATION FOR DEFENSE SYSTEMS AND APPLICATIONS VI, 2011, 8060
[17] COMPARING RTL AND HIGH-LEVEL SYNTHESIS METHODOLOGIES IN THE DESIGN OF A THEORA VIDEO DECODER IP CORE
Piga, Leonardo
Rigo, Sandro
2009 5TH SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2009, : 135 - 140
[18] Module-per-Object: a Human-Driven Methodology for C plus plus -based High-Level Synthesis Design
da Silva, Jeferson Santiago
Boyer, Francois-Raymond
Langlois, J. M. Pierre
2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 218 - 226
[19] Validation of Transformation from Abstract State Machine Models to C plus plus Code
Bonfanti, Silvia
Gargantini, Angelo
Mashkoor, Atif
TESTING SOFTWARE AND SYSTEMS (ICTSS 2018), 2018, 11146 : 17 - 32
[20] A high-level C plus plus approach to manage local errors, asynchrony and faults in an MPI application
Engwer, Christian
Altenbernd, Mirco
Dreier, Nils-Arne
Goeddeke, Dominik
2018 26TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2018), 2018, : 714 - 721

← 1 2 3 4 5 →