Partially detectable faults in synchronous sequential circuits

被引：0
|
作者：
Dawoud, DS
机构：
来源：
AFRICON '96 - 1996 IEEE AFRICON : 4TH AFRICON CONFERENCE IN AFRICA, VOLS I & II: ELECTRICAL ENERGY TECHNOLOGY; COMMUNICATION SYSTEMS; HUMAN RESOURCES | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Faults in sequential circuits are studied. Undetectable and redundant faults under different modes of operation are analysed. Undetectable faults are split into two classes: operationally redundant faults and partially redundant faults. Operationally redundant faults are defined as faults that are never manifested as faulty output during normal operation. Partially redundant faults are defined as faults that can affect the output sequence under certain initial conditions otherwise it is undetectable. Faults in sequential circuits are, accordingly, classified into three classes: detectable, partially detectable and operationally redundant. Test generation strategies and the relation between test sequences under different modes of operation are analysed.
引用
收藏
页码：795 / 800
页数：6
相关论文
共 50 条
  • [21] Double-Single Stuck-at Faults: A Delay Fault Model for Synchronous Sequential Circuits
    Pomeranz, Irith
    Reddy, Sudhakar M.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 426 - 432
  • [22] On reducing the target fault list of crosstalk-induced delay faults in synchronous sequential circuits
    Keller, KJ
    Takahashi, H
    Saluja, KK
    Takamatsu, Y
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 568 - 577
  • [23] Double-single stuck-at faults: A delay fault model for synchronous sequential circuits
    School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN 47907, United States
    不详
    IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (426-432):
  • [24] Alignability equivalence of synchronous sequential circuits
    Rosenmann, A
    Hanna, Z
    SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
  • [25] Initializability analysis of synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
  • [26] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
    SAWIN, DH
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
  • [27] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
    SERVIT, M
    IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
  • [28] FEEDBACK IN SYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
    FRIEDMAN, AD
    IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (03): : 354 - +
  • [29] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [30] IDENTIFYING UNTESTABLE FAULTS IN SEQUENTIAL-CIRCUITS
    LIANG, HC
    LEE, CL
    CHEN, JE
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 14 - 23
12345