Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors

被引：16
|
作者：
Tang, Guang-Ming [1 ]
Qu, Pei-Yao [1 ]
Ye, Xiao-Chun [1 ]
Fan, Dong-Rui [1 ]
机构：
[1] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China
来源：
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2018年 / 28卷 / 04期
基金：
中国国家自然科学基金;
关键词：
Arithmetic logic unit (ALU); microprocessor; rapid single-flux-quantum (RSFQ); superconducting integrated circuits; FLUX-QUANTUM MICROPROCESSOR; SFQ MICROPROCESSOR; IMPLEMENTATION;
D O I：
10.1109/TASC.2018.2799994
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 16-bit bit-slice arithmetic logic unit (ALU) is proposed for 32-/64-bit rapid single-flux-quantum microprocessors. It is based on a Ladner-Fischer adder. The ALU covers all of the ALU operations for MIPS32 instructions set. And each of the two 64-bit operands is dividedinto four slices of 16 bits each. The ALU uses synchronous concurrent-flow clocking and consists of 11 pipeline stages. The proposed ALU can be used for any 16n-bit processing.
引用
下载
收藏
页数：5
相关论文
共 50 条
  • [31] Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL
    Subramanya, Nayak G.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 525 - 529
  • [32] FAST 32-BIT ARITHMETIC LOGIC UNIT IN CMOS TECHNOLOGY.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (12): : 5214 - 5218
  • [33] Optimization of mixed logic circuits with application to a 64-bit static adder
    Wan, YZ
    Shams, M
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 261 - 266
  • [34] 64-bit pipeline conditional carry adder with MTCMOS TSPC logic
    Cheng, Shun-Wen
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 735 - 738
  • [35] A 64-bit lookahead carry chain in inverted-domino logic
    Jia, S
    Liu, F
    Gao, J
    Liu, L
    Wang, X
    Zhang, TY
    Chen, ZJ
    Ji, LJ
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 281 - 284
  • [36] An instruction fetch unit applicable to 32-bit and 16-bit instruction sets together
    Li, L
    Qi, JY
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 869 - 871
  • [37] YOURE READY FOR 16-BIT PROCESSORS, BUT IS YOUR LOGIC ANALYZER
    SANTONI, A
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (16): : 89 - 91
  • [38] Microcontrollers fuzzy logic and 16-bit MCUs: A matter of intuition
    Thompson, M
    WESCON/97 - CONFERENCE PROCEEDINGS, 1997, : 219 - 221
  • [39] Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit
    Aljanabi, Wissam
    Albayrak, Mehmet
    TEHNICKI VJESNIK-TECHNICAL GAZETTE, 2018, 25 : 330 - 338
  • [40] ERSFQ 8-Bit Parallel Arithmetic Logic Unit
    Kirichenko, Alex F.
    Vernik, Igor V.
    Kamkar, Michael Y.
    Walter, Jason
    Miller, Maximilian
    Albu, Lucian Remus
    Mukhanov, Oleg A.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (05)
12345