共 50 条
- [2] qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit [J]. 2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
- [3] A 32-bit residue arithmetic unit for high performance embedded systems [J]. Proceedings of the ISCA 20th International Conference on Computers and Their Applications, 2005, : 320 - 325
- [5] Implementation of VIP for bus interface logic of 32-bit processor using System Verilog [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2018, 48 (04): : 205 - 211
- [6] A 32-bit logarithmic arithmetic unit and its performance compared to floating point [J]. 14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 142 - 151
- [7] 32-BIT ARITHMETIC SERVES 16-BIT LANGUAGES [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1980, 25 (07): : 82 - 82
- [8] Design and Implementation of 32-bit Functional Unit for RISC architecture applications [J]. 2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
- [9] Design and Simulation of 32-Bit RISC Architecture Based on MIPS using VHDL [J]. ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
- [10] GAAS IMPLEMENTATION OF A 32-BIT RISC [J]. MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 31 - 38