Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL

被引:0
|
作者
Subramanya, Nayak G. [1 ]
机构
[1] Manipal Acad Higher Educ, Dept E&C Engn, Manipal Inst Technol, Manipal 576104, India
关键词
ALU; Xilinx; Very high speed integrated circuit hardware description language (VHDL);
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In the present day knowledge, there is an massive requisite of developing appropriate data communication interfaces for real time embedded systems. Field Programmable Gate Array (FPGA) gives various means, which can be programmed for constructing an effective embedded unit. The FPGA configuration is generally specified using a hardware description language (HDL). VHDL (VHSIC hardware description language) is a hardware description language used in electronic design automation to explain digital and mixed-signal structures such as field programmable gate arrays (FPGA) and integrated circuits. This work proposes a technique to design and implement a 32 bit ALU which is a digital circuit that performs arithmetic and logical operations on Xilinx ISE using VHDL.
引用
收藏
页码:525 / 529
页数:5
相关论文
共 50 条
  • [1] 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors
    Tang, Guang-Ming
    Takata, Kensuke
    Tanaka, Masamitsu
    Fujimaki, Akira
    Takagi, Kazuyoshi
    Takagi, Naofumi
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (01)
  • [2] qBSA: Logic Design of a 32-bit Block-Skewed RSFQ Arithmetic Logic Unit
    Kundu, Souvik
    Datta, Gourav
    Beerel, Peter A.
    Pedram, Massoud
    [J]. 2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [3] A 32-bit residue arithmetic unit for high performance embedded systems
    Arad, BS
    Rudrapatna, S
    [J]. Proceedings of the ISCA 20th International Conference on Computers and Their Applications, 2005, : 320 - 325
  • [4] Design methodology of a 32-bit arithmetic logic unit with an adaptive leaf-cell based layout technique
    Cho, K
    Song, M
    [J]. VLSI DESIGN, 2002, 14 (03) : 249 - 258
  • [5] Implementation of VIP for bus interface logic of 32-bit processor using System Verilog
    Ponkumar, D. David Neels
    Jagatheeswari, P.
    Samuel, T. S. Arun
    [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2018, 48 (04): : 205 - 211
  • [6] A 32-bit logarithmic arithmetic unit and its performance compared to floating point
    Coleman, JN
    Chester, EI
    [J]. 14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 142 - 151
  • [7] 32-BIT ARITHMETIC SERVES 16-BIT LANGUAGES
    GRAPPEL, RD
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1980, 25 (07): : 82 - 82
  • [8] Design and Implementation of 32-bit Functional Unit for RISC architecture applications
    Samanth, Rashmi
    Amin, Ashwini
    Nayak, Subramanya G.
    [J]. 2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 46 - 48
  • [9] Design and Simulation of 32-Bit RISC Architecture Based on MIPS using VHDL
    Ritpurkar, S. P.
    Thakare, M. N.
    Korde, G. D.
    [J]. ICACCS 2015 PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS, 2015,
  • [10] GAAS IMPLEMENTATION OF A 32-BIT RISC
    LANE, JH
    NIEDERLAND, RA
    RASSET, TL
    GEIDEMAN, WA
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1987, 21 (1-5): : 31 - 38