Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit

被引:1
|
作者
Aljanabi, Wissam [1 ]
Albayrak, Mehmet [2 ]
机构
[1] Suleyman Demirel Univ, Dept Elect & Commun Engn, TR-32260 Isparta, Turkey
[2] Suleyman Demirel Univ, Distance Learning Voc Sch, Dept Comp Tech, TR-32260 Isparta, Turkey
来源
关键词
Current Mode Logic; full adder; full subtractor; MVL (Multiple Valued Logic); MVL ALU (Multiple Valued Logic Arithmetic and Logic Unit); MULTIPLE-VALUED LOGIC;
D O I
10.17559/TV-20170210143503
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the recent years, there were major importance to Multiple Valued Logic (MVL), where the most common reasons for considering the implementation of MVL circuits better then binary valued circuits are that reducing wiring congestion as compared to binary circuits, using a single conductor to transmit three or more discrete voltage or current values allows for greater information content per wire and the circuit cost models would be more economical. Therefore, in this paper the MVL concepts have been used to design 4-bit quaternary MVL Arithmetic and Logic Unit, which is considered a basic unit of a MVL microprocessor. It is the "heart" of a microprocessor and we could say that everything else in the microprocessor is there to support the ALU. The proposed Arithmetic and Logic Unit will do the operations as Addition, Subtraction, Maximum, Minimum and Invert. Simulation Program with Integrated Circuit Emphasis (SPICE) tool in Cadence simulator used in simulation the proposed Arithmetic and Logic Unit. The simulation results tells that the design is more efficient compared with the binary ALU and the circuit will be less area and less number of transistors.
引用
收藏
页码:330 / 338
页数:9
相关论文
共 50 条
  • [1] Design and Implementation of 4-Bit Arithmetic Logic Unit using Quantum Dot Cellular Automata
    Waje, Manisha G.
    Dakhole, P. K.
    [J]. PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1022 - 1029
  • [2] Optimized 4-bit Quantum Reversible Arithmetic Logic Unit
    Slimani Ayyoub
    Benslama Achour
    [J]. International Journal of Theoretical Physics, 2017, 56 : 2686 - 2696
  • [3] Optimized 4-bit Quantum Reversible Arithmetic Logic Unit
    Ayyoub, Slimani
    Achour, Benslama
    [J]. INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2017, 56 (08) : 2686 - 2696
  • [4] 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors
    Tang, Guang-Ming
    Takata, Kensuke
    Tanaka, Masamitsu
    Fujimaki, Akira
    Takagi, Kazuyoshi
    Takagi, Naofumi
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (01)
  • [5] AN MSI GAAS INTEGRATED-CIRCUIT - 4-BIT ARITHMETIC AND LOGIC UNIT
    SUYAMA, K
    KUSAKAWA, H
    OKAMURA, S
    FUKUTA, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 653 - 657
  • [6] 4-Bit Arithmetic Logic Unit (ALU) based on Neuron MOS Transistors.
    Cortes-Barron, E. A.
    Reyes-Barranca, M. A.
    Flores-Nava, L. M.
    Medina-Santiago, A.
    [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [7] Design and Optimization of Single Electron Transistor based 4-Bit Arithmetic and Logic Unit at Room Temperature Operation
    Joshi, Rathin
    Agrawal, Yash
    Parekh, Rutu
    [J]. 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 34 - 39
  • [8] Design and implementation of a reversible logic based 8-bit arithmetic and logic unit
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Sundaram, C. Kalyana
    Kumar, J. Senthil
    [J]. International Journal of Computers and Applications, 2014, 36 (02) : 49 - 55
  • [9] Low Power 4-Bit Arithmetic Logic Unit Using Full-Swing GDI Technique
    Ahmed, Mahmoud Aymen
    Abdelghany, M. A.
    [J]. PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMPUTER ENGINEERING (ITCE' 2018), 2018, : 193 - 196
  • [10] Power Aware Design and Implementation of 8-bit Asynchronous Arithmetic and Logic Unit
    Singh, Hardeep
    [J]. 2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1037 - 1047