共 50 条
- [1] Design of a 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata (QCA) [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE), 2014, : 60 - 63
- [2] Design of 1-bit and 4-bit Adder using Reversible Logic in Quantum-Dot Cellular Automata [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 593 - 597
- [3] Design and Implementation 4-Bit Quaternary MVL Arithmetic and Logic Unit [J]. TEHNICKI VJESNIK-TECHNICAL GAZETTE, 2018, 25 : 330 - 338
- [5] Design of Improved Arithmetic Logic Unit in Quantum-Dot Cellular Automata [J]. International Journal of Theoretical Physics, 2018, 57 : 1733 - 1747
- [6] Design of a 4-bit Ripple Adder Using Quantum-dot Cellular Automata (QCA) [J]. 2013 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS 2013), 2013, : 33 - 38
- [7] Optimized 4-bit Quantum Reversible Arithmetic Logic Unit [J]. International Journal of Theoretical Physics, 2017, 56 : 2686 - 2696
- [9] Design of 2's Complement of 4-bit binary Numbers Using Quantum Dot Cellular Automata [J]. 2018 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2018, : 1 - 5
- [10] A novel quantum dot cellular automata for 4-bit code converters [J]. OPTIK, 2016, 127 (10): : 4246 - 4249