Design and Implementation of 4-Bit Arithmetic Logic Unit using Quantum Dot Cellular Automata

被引：0
|
作者：
Waje, Manisha G. [1 ]
Dakhole, P. K. [2 ]
机构：
[1] GH Raisoni Coll Engn & Management, Dept Elect Engn, Pune, Maharashtra, India
[2] Yeshwantrao Chavan Coll Engn, Dept Elect Engn, Nagpur, Maharashtra, India
来源：
PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC) | 2013年
关键词：
Quantum Dot Cellular Automata (QCA); Multiplexer (MUX); Arithmetic Logic Unit (ALU);
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Quantum Dot Cellular Automata is one of the six emerging technologies which help us to overcome the limitations of CMOS technology. Design of 4-bit ALU for AND, OR, XOR, and ADD operations using QCA is discussed through this paper. This design of 4-bit ALU using QCA is simple in structure having significantly lesser elements as compared to CMOS design. It also gives better result in terms of speed, area and power. A QCADesigner tool is used for Simulation of different components of 4 bit ALU.
引用
收藏
页码：1022 / 1029
页数：8
相关论文
共 50 条
  • [31] 4-bit Bit-Slice Arithmetic Logic Unit for 32-bit RSFQ Microprocessors
    Tang, Guang-Ming
    Takata, Kensuke
    Tanaka, Masamitsu
    Fujimaki, Akira
    Takagi, Kazuyoshi
    Takagi, Naofumi
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (01)
  • [32] Design of 8 bit Reconfigurable ALU Using Quantum Dot Cellular Automata
    Pandiammal, K.
    Meganathan, D.
    [J]. 2018 IEEE 13TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2018, : 176 - 179
  • [33] AN MSI GAAS INTEGRATED-CIRCUIT - 4-BIT ARITHMETIC AND LOGIC UNIT
    SUYAMA, K
    KUSAKAWA, H
    OKAMURA, S
    FUKUTA, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 653 - 657
  • [34] Design Specifications of Reversible Logic Using CMOS and Quantum Dot Cellular Automata
    Shabeena, Shaik
    Pathak, Jyotirmoy
    [J]. ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2015, 2016, 394 : 961 - 972
  • [35] A new three-level fault tolerance arithmetic and logic unit based on quantum dot cellular automata
    Rahimpour Gadim, Mahya
    Jafari Navimipour, Nima
    [J]. Microsystem Technologies, 2018, 24 (02) : 1295 - 1305
  • [36] A Robust Design of Coplanar Full adder and 4-bit Ripple Carry Adder using Qunatum-dot Cellular Automata
    Sonare, Naveen
    Meena, Shweta
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1860 - 1863
  • [37] Design of novel area-efficient coplanar reversible arithmetic and logic unit with an energy estimation in quantum-dot cellular automata
    Rama Krishna Reddy Venna
    G. Durga Jayakumar
    [J]. The Journal of Supercomputing, 2023, 79 : 1908 - 1925
  • [38] Design of novel area-efficient coplanar reversible arithmetic and logic unit with an energy estimation in quantum-dot cellular automata
    Venna, Rama Krishna Reddy
    Jayakumar, G. Durga
    [J]. JOURNAL OF SUPERCOMPUTING, 2023, 79 (02): : 1908 - 1925
  • [39] Low Power 4-Bit Arithmetic Logic Unit Using Full-Swing GDI Technique
    Ahmed, Mahmoud Aymen
    Abdelghany, M. A.
    [J]. PROCEEDINGS OF 2018 INTERNATIONAL CONFERENCE ON INNOVATIVE TRENDS IN COMPUTER ENGINEERING (ITCE' 2018), 2018, : 193 - 196
  • [40] Implementation for programmable logic arrays in quantum-dot cellular automata
    Yu, Chao
    Lü, Hongjun
    Liu, Yanyan
    Ma, Tianming
    [J]. Guangxue Xuebao/Acta Optica Sinica, 2012, 32 (SUPPL.1):
12345