Design and implementation of a reversible logic based 8-bit arithmetic and logic unit

被引：0
|
作者：
Arunachalam, Kamaraj [1 ]
Perumalsamy, Marichamy [2 ]
Sundaram, C. Kalyana [1 ]
Kumar, J. Senthil [1 ]
机构：
[1] Department of ECE, Mepco Schlenk Engineering College, Sivakasi, India
[2] P.S.R. Engineering College, Sivakasi, India
来源：
International Journal of Computers and Applications | 2014年 / 36卷 / 02期
关键词：
D O I：
10.2316/Journal.202.2014.2.202-3832
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：49 / 55
相关论文
共 50 条
  • [1] Power Aware Design and Implementation of 8-bit Asynchronous Arithmetic and Logic Unit
    Singh, Hardeep
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1037 - 1047
  • [2] ERSFQ 8-Bit Parallel Arithmetic Logic Unit
    Kirichenko, Alex F.
    Vernik, Igor V.
    Kamkar, Michael Y.
    Walter, Jason
    Miller, Maximilian
    Albu, Lucian Remus
    Mukhanov, Oleg A.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (05)
  • [3] 8-Bit Asynchronous Wave-Pipelined Arithmetic Logic Unit
    Rahul, Polani
    Raj, Korada Prudhvi
    Umadevi, S.
    NANOELECTRONIC MATERIALS AND DEVICES, VOL III, 2018, 466 : 233 - 243
  • [4] An Arithmetic Logic Unit Design Based on Reversible Logic Gates
    Guan, Zhijin
    Li, Wenjuan
    Ding, Weiping
    Hang, Yueqin
    Ni, Lihui
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 925 - 931
  • [5] 80-GHz Operation of an 8-bit RSFQ Arithmetic Logic Unit
    Ando, Yuki
    Sato, Ryo
    Tanaka, Masamitsu
    Takagi, Kazuyoshi
    Takagi, Naofumi
    2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,
  • [6] A New Design of an n-bit Reversible Arithmetic Logic Unit
    Pal, Subhankar
    Vudadha, Chetan
    Phaneendra, Sai P.
    Veeramachaneni, Sreehari
    Mandalika, Srinivas
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 224 - 225
  • [7] 8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit
    Filippov, T.
    Dorojevets, M.
    Sahu, A.
    Kirichenko, A.
    Ayala, C.
    Mukhanov, O.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 847 - 851
  • [8] Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic
    Deodhe, Yeshwant
    Kakde, Sandeep
    Deshmukh, Rushikesh
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 340 - 344
  • [9] Design of Arithmetic Logic Unit using Reversible Logic Gates
    Priyanka, V
    Reddy, Narla Surendranath
    Jeevana, Gogineni
    Arab, Mohd Aftab
    2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,
  • [10] Logic Design of an 8-bit RSFQ Microprocessor
    Yang, Jia-Hong
    Tang, Guang-Ming
    Qu, Pei-Yao
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
12345