An Arithmetic Logic Unit Design Based on Reversible Logic Gates

被引:0
|
作者
Guan, Zhijin [1 ]
Li, Wenjuan [1 ]
Ding, Weiping [1 ]
Hang, Yueqin [1 ]
Ni, Lihui [2 ]
机构
[1] Nantong Univ, Coll Comp Sci & Tech, Nantong, Peoples R China
[2] Nantong Univ, Coll Elec & Info, Nantong, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a design constructing the Arithmetic Logic Unit(ALU) based on reversible logic gates as logic components is proposed. By using reversible logic gates instead of using traditional logic gates such as AND gates and OR gates, a reversible ALU whose function is the same as the traditional ALU is constructed. The presented reversible ALU reduces the information bits' use and loss by reusing the logic information bits logically and realizes the goal of lowering power consumption.
引用
收藏
页码:925 / 931
页数:7
相关论文
共 50 条
  • [1] Design of Arithmetic Logic Unit using Reversible Logic Gates
    Priyanka, V
    Reddy, Narla Surendranath
    Jeevana, Gogineni
    Arab, Mohd Aftab
    2024 2ND WORLD CONFERENCE ON COMMUNICATION & COMPUTING, WCONF 2024, 2024,
  • [2] QCA Implementation of Arithmetic Unit using Reversible Logic Gates
    Mangalam, H.
    Sakthivel, V
    Roupesh, R.
    Sreeja, P.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 163 - 168
  • [3] Novel Design for Reversible Arithmetic Logic Unit
    Rigui Zhou
    Yancheng Li
    Manqun Zhang
    BenQiong Hu
    International Journal of Theoretical Physics, 2015, 54 : 630 - 644
  • [4] Novel Design for Reversible Arithmetic Logic Unit
    Zhou, Rigui
    Li, Yancheng
    Zhang, Manqun
    Hu, BenQiong
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2015, 54 (02) : 630 - 644
  • [5] Design of a DNA-based reversible arithmetic and logic unit
    Sarker, Ankur
    Babu, Hafiz Md. Hasan
    Rashid, Sarker Md Mahbubur
    IET NANOBIOTECHNOLOGY, 2015, 9 (04) : 226 - 238
  • [6] Design and implementation of a reversible logic based 8-bit arithmetic and logic unit
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Sundaram, C. Kalyana
    Kumar, J. Senthil
    International Journal of Computers and Applications, 2014, 36 (02) : 49 - 55
  • [7] A Design of Fault Tolerant Reversible Arithmetic Logic Unit
    Safari, Parisa
    Haghparast, Majid
    Azari, Asgar
    LIFE SCIENCE JOURNAL-ACTA ZHENGZHOU UNIVERSITY OVERSEAS EDITION, 2012, 9 (03): : 643 - 646
  • [8] Correction to: Novel Design for Reversible Arithmetic Logic Unit
    Rigui Zhou
    Yancheng Li
    Manqun Zhang
    BenQiong Hu
    International Journal of Theoretical Physics, 2018, 57 : 300 - 300
  • [9] Design and Synthesis of Reversible Arithmetic and Logic Unit (ALU)
    Gopal, Lenin
    Mahayadin, Nor Syahira Mohd
    Chowdhury, Adib Kabir
    Gopalai, Alpha Agape
    Singh, Ashutosh Kumar
    2014 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATIONS, AND CONTROL TECHNOLOGY (I4CT), 2014, : 289 - 293
  • [10] REVERSIBLE/QUANTUM TERNARY ARITHMETIC LOGIC UNIT DESIGN
    Deibuk, Vitaly
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2016, 12 (05): : 1523 - 1533