Design and implementation of a reversible logic based 8-bit arithmetic and logic unit

被引：0
|
作者：
Arunachalam, Kamaraj [1 ]
Perumalsamy, Marichamy [2 ]
Sundaram, C. Kalyana [1 ]
Kumar, J. Senthil [1 ]
机构：
[1] Department of ECE, Mepco Schlenk Engineering College, Sivakasi, India
[2] P.S.R. Engineering College, Sivakasi, India
来源：
International Journal of Computers and Applications | 2014年 / 36卷 / 02期
关键词：
D O I：
10.2316/Journal.202.2014.2.202-3832
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：49 / 55
相关论文
共 50 条
  • [31] The Design of Arithmetic Logic Unit Based on ALM
    Zhang, Hui
    Wang, Zhi-Qiang
    Liu, Wei
    Tan, Zheng
    2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 1969 - 1973
  • [32] An Asynchronous 32×8-Bit Multiplier Based on LDCVSPG Logic
    ZHONG Xiongguang
    Wuhan University Journal of Natural Sciences, 2007, (02) : 294 - 298
  • [33] 8-Bit Asynchronous Sparse-Tree Superconductor RSFQ Arithmetic-Logic Unit With a Rich Set of Operations
    Dorojevets, Mikhail
    Ayala, Christopher L.
    Yoshikawa, Nobuyuki
    Fujimaki, Akira
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2013, 23 (03)
  • [34] Implementation of 32-Bit Arithmetic Logic Unit on Xilinx using VHDL
    Subramanya, Nayak G.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTING METHODOLOGIES AND COMMUNICATION (ICCMC 2018), 2018, : 525 - 529
  • [35] Optimized designs of reversible arithmetic logic unit
    Bolhassani, Ali
    Haghparast, Majid
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2017, 25 (02) : 1137 - 1146
  • [36] Design and Optimization of 8 bit ALU using Reversible Logic
    Deeptha, A.
    Muthanna, Drishika
    Dhrithi, M.
    Pratiksha, M.
    Kariyappa, B. S.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1632 - 1636
  • [37] Design and Implementation of Extended 16 Bit Co-Operative Arithmetic and Logic Unit (CALU) for 16 Bit Instructions
    Dudhane, Tanaji M.
    Ravi, T.
    JOURNAL OF LOW POWER ELECTRONICS, 2019, 15 (03) : 309 - 314
  • [38] Design and Implementation of 4-Bit Arithmetic Logic Unit using Quantum Dot Cellular Automata
    Waje, Manisha G.
    Dakhole, P. K.
    PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1022 - 1029
  • [39] Design of integrated reversible fault-tolerant arithmetic and logic unit
    Kamaraj, A.
    Marichamy, P.
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 69 : 16 - 23
  • [40] DESIGN OF FAULT TOLERANT ARITHMETIC & LOGICAL UNIT USING REVERSIBLE LOGIC
    Kaur, Taranjot
    Singh, Nirmal
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 331 - 334
12345