Design and implementation of a reversible logic based 8-bit arithmetic and logic unit

被引：0
|
作者：
Arunachalam, Kamaraj [1 ]
Perumalsamy, Marichamy [2 ]
Sundaram, C. Kalyana [1 ]
Kumar, J. Senthil [1 ]
机构：
[1] Department of ECE, Mepco Schlenk Engineering College, Sivakasi, India
[2] P.S.R. Engineering College, Sivakasi, India
来源：
International Journal of Computers and Applications | 2014年 / 36卷 / 02期
关键词：
D O I：
10.2316/Journal.202.2014.2.202-3832
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：49 / 55
相关论文
共 50 条
  • [21] QCA Implementation of Arithmetic Unit using Reversible Logic Gates
    Mangalam, H.
    Sakthivel, V
    Roupesh, R.
    Sreeja, P.
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 163 - 168
  • [22] Optimized 4-bit Quantum Reversible Arithmetic Logic Unit
    Ayyoub, Slimani
    Achour, Benslama
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2017, 56 (08) : 2686 - 2696
  • [23] Reversible arithmetic logic unit for quantum arithmetic
    Thomsen, Michael Kirkedal
    Gluck, Robert
    Axelsen, Holger Bock
    JOURNAL OF PHYSICS A-MATHEMATICAL AND THEORETICAL, 2010, 43 (38)
  • [24] Intelligent Signal Gating-Aware Energy-Efficient 8-Bit FinFET Arithmetic and Logic Unit
    D. Ajitha
    M. Chandra Sekhar Reddy
    Circuits, Systems, and Signal Processing, 2022, 41 : 299 - 320
  • [25] Intelligent Signal Gating-Aware Energy-Efficient 8-Bit FinFET Arithmetic and Logic Unit
    Ajitha, D.
    Reddy, M. Chandra Sekhar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (01) : 299 - 320
  • [26] Design of Fault Tolerant Reversible Arithmetic Logic Unit in QCA
    Sen, Bibhash
    Dutta, Manojit
    Banik, Debajyoty
    Singh, Dipak K.
    Sikdar, Biplab K.
    2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 241 - 245
  • [27] Design of Reversible Arithmetic Logic Unit with Built-In Testability
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    IEEE DESIGN & TEST, 2019, 36 (05) : 54 - 61
  • [28] Design of Reversible Arithmetic Logic Unit with Built-In Testability
    Harrison, Katherine
    Borutecene, Ahmet
    Lowgren, Jonas
    Enlund, Desiree
    Ringdahl, Rasmus
    Angelakis, Vangelis
    IEEE TECHNOLOGY AND SOCIETY MAGAZINE, 2021, 40 (03) : 60 - 65
  • [29] Design and Implementation of Arithmetic Logic Unit (ALU) using Modified Novel Bit Adder in QCA
    Kanimozhi, V
    Shankar, Gowri R.
    2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [30] Design and Comparison of 8-Bit Hybrid and Fixed Point Arithmetic Unit
    Sugumaran, Premganesh
    Naziri, Siti Zarina Md
    Ismail, Rizalafande Che
    2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (INCAPE 2019), 2020, 2203
12345