Design and Comparison of 8-Bit Hybrid and Fixed Point Arithmetic Unit

被引:0
|
作者
Sugumaran, Premganesh [1 ]
Naziri, Siti Zarina Md [1 ]
Ismail, Rizalafande Che [1 ]
机构
[1] Univ Malaysia Perlis, Sch Microelect Engn, Perlis, Malaysia
关键词
D O I
10.1063/1.5142152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An arithmetic unit of the arithmetic logic unit (ALU) plays a significant role in performing arithmetic operations. Most of the recent arithmetic units are implemented based on floating point (FLP) or fixed point (FXP) systems. However, the multiplication and division operation of FLP and FXP systems have some restriction in offering the best performance on speed and area compared to their excellent performance of their addition and subtraction operations. Hence, the hybrid arithmetic unit is an option to offer as it combines the strength of the FXP system for the addition and subtraction operation and logarithmic number system (LNS) for the multiplication and division operation. LNS has the advantage in performing multiplication and division function by substituting these operations into FXP addition and subtraction respectively. Hence, this work presented an 8-bit hybrid arithmetic unit design that performs on four main arithmetic operations: addition, subtraction, multiplication and division. The multiplication and division operations are carried out under LNS by utilizing the Mitchell algorithm, while the addition and subtraction functions are conducted in FXP system. Both hybrid and FXP arithmetic unit are designed with suitable adders, multiplexers and combinational logics. Both arithmetic units are compared in terms of various hardware parameters such as area, cell, timing and power. Both designs are described in Verilog hardware description language (HDL) and functionally simulated and verified using the ModelSim software. The design were then been synthesized using the Synopsys Design Compiler in 0.13 mu m TSMC technology. The synthesis results had proven that the designed hybrid arithmetic unit offers better performance compared to FXP arithmetic unit as it produced smaller area, higher speed, less timing and lower power consumption than the FXP arithmetic unit. As a conclusion, the hybrid arithmetic unit is more efficient and profitable than the solely used FXP arithmetic unit.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] ERSFQ 8-Bit Parallel Arithmetic Logic Unit
    Kirichenko, Alex F.
    Vernik, Igor V.
    Kamkar, Michael Y.
    Walter, Jason
    Miller, Maximilian
    Albu, Lucian Remus
    Mukhanov, Oleg A.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2019, 29 (05)
  • [2] Design and implementation of a reversible logic based 8-bit arithmetic and logic unit
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Sundaram, C. Kalyana
    Kumar, J. Senthil
    International Journal of Computers and Applications, 2014, 36 (02) : 49 - 55
  • [3] Power Aware Design and Implementation of 8-bit Asynchronous Arithmetic and Logic Unit
    Singh, Hardeep
    2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 1037 - 1047
  • [4] 8-Bit Asynchronous Wave-Pipelined Arithmetic Logic Unit
    Rahul, Polani
    Raj, Korada Prudhvi
    Umadevi, S.
    NANOELECTRONIC MATERIALS AND DEVICES, VOL III, 2018, 466 : 233 - 243
  • [5] IMPLEMENTATION OF MULTIBYTE FLOATING POINT ARITHMETIC IN 8-BIT MICROPROCESSOR.
    Dutta, Uma
    Bhattacharya, Debjani
    Sarma, A.Das
    Mechanical engineering bulletin, 1986, 17 (03): : 104 - 113
  • [6] 80-GHz Operation of an 8-bit RSFQ Arithmetic Logic Unit
    Ando, Yuki
    Sato, Ryo
    Tanaka, Masamitsu
    Takagi, Kazuyoshi
    Takagi, Naofumi
    2015 15TH INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2015,
  • [7] Design and Performance Comparison of Adiabatic 8-bit multipliers
    Aradhya, H. V. Ravish
    Madan, H. R.
    Suraj, M. S.
    Mahadikar, Megaraj T.
    Muniraj, R.
    Moiz, Mohammed
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 141 - 147
  • [8] 8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit
    Filippov, T.
    Dorojevets, M.
    Sahu, A.
    Kirichenko, A.
    Ayala, C.
    Mukhanov, O.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 847 - 851
  • [9] Quantizaiton for Deep Neural Network Training with 8-bit Dynamic Fixed Point
    Sakai, Yasufumi
    2020 7TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING & MACHINE INTELLIGENCE (ISCMI 2020), 2020, : 126 - 130
  • [10] Laius: An 8-bit Fixed-point CNN Hardware Inference Engine
    Li, Zhisheng
    Wang, Lei
    Guo, Shasha
    Deng, Yu
    Dou, Qiang
    Zhou, Haifang
    Lu, Wenyuan
    2017 15TH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS AND 2017 16TH IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING AND COMMUNICATIONS (ISPA/IUCC 2017), 2017, : 143 - 150