Design and Comparison of 8-Bit Hybrid and Fixed Point Arithmetic Unit

被引:0
|
作者
Sugumaran, Premganesh [1 ]
Naziri, Siti Zarina Md [1 ]
Ismail, Rizalafande Che [1 ]
机构
[1] Univ Malaysia Perlis, Sch Microelect Engn, Perlis, Malaysia
关键词
D O I
10.1063/1.5142152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An arithmetic unit of the arithmetic logic unit (ALU) plays a significant role in performing arithmetic operations. Most of the recent arithmetic units are implemented based on floating point (FLP) or fixed point (FXP) systems. However, the multiplication and division operation of FLP and FXP systems have some restriction in offering the best performance on speed and area compared to their excellent performance of their addition and subtraction operations. Hence, the hybrid arithmetic unit is an option to offer as it combines the strength of the FXP system for the addition and subtraction operation and logarithmic number system (LNS) for the multiplication and division operation. LNS has the advantage in performing multiplication and division function by substituting these operations into FXP addition and subtraction respectively. Hence, this work presented an 8-bit hybrid arithmetic unit design that performs on four main arithmetic operations: addition, subtraction, multiplication and division. The multiplication and division operations are carried out under LNS by utilizing the Mitchell algorithm, while the addition and subtraction functions are conducted in FXP system. Both hybrid and FXP arithmetic unit are designed with suitable adders, multiplexers and combinational logics. Both arithmetic units are compared in terms of various hardware parameters such as area, cell, timing and power. Both designs are described in Verilog hardware description language (HDL) and functionally simulated and verified using the ModelSim software. The design were then been synthesized using the Synopsys Design Compiler in 0.13 mu m TSMC technology. The synthesis results had proven that the designed hybrid arithmetic unit offers better performance compared to FXP arithmetic unit as it produced smaller area, higher speed, less timing and lower power consumption than the FXP arithmetic unit. As a conclusion, the hybrid arithmetic unit is more efficient and profitable than the solely used FXP arithmetic unit.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] Design, Analysis and Performance Comparison of GNRFET based Adiabatic 8-bit ALU
    Aradhya, H. V. Ravish
    Mahadikar, Megaraj T.
    Muniraj, R.
    Suraj, M. S.
    Moiz, Mohammed
    Madan, H. R.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1584 - 1588
  • [22] Low-drift fixed-point 8x8 IDCT approximation with 8-bit transform factors
    Reznik, Yuriy A.
    Hsu, De
    Panda, Prasanjit
    Pillai, Br Esh
    2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2877 - 2880
  • [23] Classifying 8-bit to 8-bit S-boxes based on power mappings from the point of DDT and LAT distributions
    Aslan, Bora
    Sakalli, M. Tolga
    Bulus, Ercan
    ARITHMETIC OF FINITE FIELDS, PROCEEDINGS, 2008, 5130 : 123 - +
  • [24] Design of 8-bit SAR-ADC CMOS
    Hassan, Hur A.
    Halin, Izhal Abdul
    Bin Aris, Ishak
    Bin Hassan, Mohd Khair
    2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 272 - 275
  • [25] 8-Bit Asynchronous Sparse-Tree Superconductor RSFQ Arithmetic-Logic Unit With a Rich Set of Operations
    Dorojevets, Mikhail
    Ayala, Christopher L.
    Yoshikawa, Nobuyuki
    Fujimaki, Akira
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2013, 23 (03)
  • [26] The Design of an 8-bit CISC CPU Based on FPGA
    Zhang, Yunjie
    Bao, Lei
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [27] The design of 8-bit CMOS digital to analog converter
    Tan, GH
    Surpajo, BS
    Wagiran, R
    Sidek, R
    2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 231 - 234
  • [28] AN OSCILLOSCOPIC POINT-PLOTTER INTERFACE FOR 8-BIT MICROCOMPUTERS
    FINLEY, GP
    DILOLLO, V
    BEHAVIOR RESEARCH METHODS & INSTRUMENTATION, 1981, 13 (01): : 51 - 54
  • [29] Design of High Performance 8-bit Vedic Multiplier
    Yogendri
    Gupta, Anil Kumar
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND AUTOMATION (ICACCA 2016), 2016, : 11 - 16
  • [30] Kestrel: Design of an 8-bit SIMD parallel processor
    Dahle, DM
    Hirschberg, JD
    Karplus, K
    Keller, H
    Rice, E
    Speck, D
    Williams, DH
    Hughey, R
    SEVENTEENTH CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 1997, : 145 - 162