Design and Comparison of 8-Bit Hybrid and Fixed Point Arithmetic Unit

被引:0
|
作者
Sugumaran, Premganesh [1 ]
Naziri, Siti Zarina Md [1 ]
Ismail, Rizalafande Che [1 ]
机构
[1] Univ Malaysia Perlis, Sch Microelect Engn, Perlis, Malaysia
关键词
D O I
10.1063/1.5142152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An arithmetic unit of the arithmetic logic unit (ALU) plays a significant role in performing arithmetic operations. Most of the recent arithmetic units are implemented based on floating point (FLP) or fixed point (FXP) systems. However, the multiplication and division operation of FLP and FXP systems have some restriction in offering the best performance on speed and area compared to their excellent performance of their addition and subtraction operations. Hence, the hybrid arithmetic unit is an option to offer as it combines the strength of the FXP system for the addition and subtraction operation and logarithmic number system (LNS) for the multiplication and division operation. LNS has the advantage in performing multiplication and division function by substituting these operations into FXP addition and subtraction respectively. Hence, this work presented an 8-bit hybrid arithmetic unit design that performs on four main arithmetic operations: addition, subtraction, multiplication and division. The multiplication and division operations are carried out under LNS by utilizing the Mitchell algorithm, while the addition and subtraction functions are conducted in FXP system. Both hybrid and FXP arithmetic unit are designed with suitable adders, multiplexers and combinational logics. Both arithmetic units are compared in terms of various hardware parameters such as area, cell, timing and power. Both designs are described in Verilog hardware description language (HDL) and functionally simulated and verified using the ModelSim software. The design were then been synthesized using the Synopsys Design Compiler in 0.13 mu m TSMC technology. The synthesis results had proven that the designed hybrid arithmetic unit offers better performance compared to FXP arithmetic unit as it produced smaller area, higher speed, less timing and lower power consumption than the FXP arithmetic unit. As a conclusion, the hybrid arithmetic unit is more efficient and profitable than the solely used FXP arithmetic unit.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Design Optimization for an 8-bit Microcontroller in Wireless Biomedical Sensors
    Li, Yongfu
    Lian, Yong
    Perez, Valerio
    2009 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS 2009), 2009, : 264 - +
  • [42] A hybrid fuzzy logic approach for 8-bit embedded control applications
    Mountain, Jeffrey R.
    27TH COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, VOL 2, PTS A AND B 2007: PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2008, : 421 - 428
  • [43] Design and Analysis of a novel 8X8 bit signed/unsigned synchronous MAC architecture using clock gating scheme for fixed-point arithmetic
    Sarma, Rajkumar
    Dhariwal, Sandeep
    Jain, Shruti
    2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 423 - 429
  • [44] An 8-bit Single Perceptron Processing Unit for Tiny Machine Learning Applications
    Crepaldi, Marco
    Di Salvo, Mirco
    Merello, Andrea
    IEEE ACCESS, 2023, 11 : 119898 - 119932
  • [45] A Neural Network Controller for Maximum Power Point Tracking with 8-bit Microcontroller
    Yang, Yueh-Ru
    2011 6TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2011, : 919 - 924
  • [46] Arithmetic Operations in Assembly Language: Educators' Perspective on Endianness Learning using 8-bit Microcontrollers
    Bolanakis, Dimosthenis E.
    Kotsis, Konstantinos T.
    Laopoulos, Theodore
    2009 IEEE INTERNATIONAL WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2009, : 600 - 604
  • [47] Comparison of Probabilistic Characteristics of 8-Bit Codes with Direct Error Correction
    Vladimerov, Sergey
    Asliddin, Ahliddinzoda
    Vorozheikina, Olga
    Muthanna, Ammar
    INTERNET OF THINGS, SMART SPACES, AND NEXT GENERATION NETWORKS AND SYSTEMS, PT I, NEW2AN 2023, RUSMART 2023, 2024, 14542 : 346 - 354
  • [48] A Fuzzy Logic Controller for Maximum Power Point Tracking with 8-bit Microcontroller
    Yang, Yueh-Ru
    IECON 2010 - 36TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2010,
  • [49] A 64-bit orthorectification algorithm using fixed-point arithmetic
    French, Joseph C.
    Balster, Eric J.
    Turri, William F.
    HIGH-PERFORMANCE COMPUTING IN REMOTE SENSING III, 2013, 8895
  • [50] Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic
    Deodhe, Yeshwant
    Kakde, Sandeep
    Deshmukh, Rushikesh
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 340 - 344