Design and Comparison of 8-Bit Hybrid and Fixed Point Arithmetic Unit

被引:0
|
作者
Sugumaran, Premganesh [1 ]
Naziri, Siti Zarina Md [1 ]
Ismail, Rizalafande Che [1 ]
机构
[1] Univ Malaysia Perlis, Sch Microelect Engn, Perlis, Malaysia
关键词
D O I
10.1063/1.5142152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An arithmetic unit of the arithmetic logic unit (ALU) plays a significant role in performing arithmetic operations. Most of the recent arithmetic units are implemented based on floating point (FLP) or fixed point (FXP) systems. However, the multiplication and division operation of FLP and FXP systems have some restriction in offering the best performance on speed and area compared to their excellent performance of their addition and subtraction operations. Hence, the hybrid arithmetic unit is an option to offer as it combines the strength of the FXP system for the addition and subtraction operation and logarithmic number system (LNS) for the multiplication and division operation. LNS has the advantage in performing multiplication and division function by substituting these operations into FXP addition and subtraction respectively. Hence, this work presented an 8-bit hybrid arithmetic unit design that performs on four main arithmetic operations: addition, subtraction, multiplication and division. The multiplication and division operations are carried out under LNS by utilizing the Mitchell algorithm, while the addition and subtraction functions are conducted in FXP system. Both hybrid and FXP arithmetic unit are designed with suitable adders, multiplexers and combinational logics. Both arithmetic units are compared in terms of various hardware parameters such as area, cell, timing and power. Both designs are described in Verilog hardware description language (HDL) and functionally simulated and verified using the ModelSim software. The design were then been synthesized using the Synopsys Design Compiler in 0.13 mu m TSMC technology. The synthesis results had proven that the designed hybrid arithmetic unit offers better performance compared to FXP arithmetic unit as it produced smaller area, higher speed, less timing and lower power consumption than the FXP arithmetic unit. As a conclusion, the hybrid arithmetic unit is more efficient and profitable than the solely used FXP arithmetic unit.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] ROCKWELL DESIGN USED FOR 8-BIT GAAS PROCESSOR
    WALLER, L
    ELECTRONICS-US, 1988, 61 (04): : 74 - 74
  • [32] Design of Datapath Circuits for a Bit-Parallel 8-bit RSFQ Microprocessor
    Qu, Pei-Yao
    Tang, Guang-Ming
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Zhang, Zhi-Min
    Sun, Ning-Hui
    Qu, Pei-Yao
    2019 IEEE INTERNATIONAL SUPERCONDUCTIVE ELECTRONICS CONFERENCE (ISEC), 2019,
  • [33] PROCESSOR USES 16-BIT DESIGN TO INCREASE 8-BIT PERFORMANCE
    SCRUPSKI, SE
    ELECTRONIC DESIGN, 1979, 27 (05) : 24 - &
  • [34] Implementation and Verification of IEEE-754 64-bit Floating-Point Arithmetic Library for 8-bit Soft-Core Processors
    Ali, Ehsan
    Pora, Wanchalerm
    2020 8TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2020,
  • [35] Training Deep Neural Networks with 8-bit Floating Point Numbers
    Wang, Naigang
    Choi, Jungwook
    Brand, Daniel
    Chen, Chia-Yu
    Gopalakrishnan, Kailash
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 31 (NIPS 2018), 2018, 31
  • [36] An asynchronous circuit design technique for a flexible 8-bit microprocessor
    Karaki, Nobuo
    Nanmoto, Takashi
    Inoue, Satoshi
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (05) : 721 - 730
  • [38] Design of an embedded low-power 8-bit microcontroller
    Zhao, Yi-Qiang
    Liu, Chang-Long
    Yan, Xin-Wen
    Tianjin Daxue Xuebao (Ziran Kexue yu Gongcheng Jishu Ban)/Journal of Tianjin University Science and Technology, 2010, 43 (12): : 1098 - 1102
  • [39] THE DESIGN OF AN 8-BIT FOLDING ANALOG-TO-DIGITAL CONVERTER
    VANDEPLASSCHE, R
    BALTUS, P
    PHILIPS JOURNAL OF RESEARCH, 1987, 42 (5-6) : 482 - 509
  • [40] Running 8-bit Dynamic Fixed-point Convolutional Neural Network on Low-cost ARM Platforms
    Peng Peng
    You Mingyu
    Xu Weisheng
    2017 CHINESE AUTOMATION CONGRESS (CAC), 2017, : 4564 - 4568