Logic Design of a 16-bit Bit-Slice Arithmetic Logic Unit for 32-/64-bit RSFQ Microprocessors

被引：16
|
作者：
Tang, Guang-Ming [1 ]
Qu, Pei-Yao [1 ]
Ye, Xiao-Chun [1 ]
Fan, Dong-Rui [1 ]
机构：
[1] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing 100190, Peoples R China
来源：
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY | 2018年 / 28卷 / 04期
基金：
中国国家自然科学基金;
关键词：
Arithmetic logic unit (ALU); microprocessor; rapid single-flux-quantum (RSFQ); superconducting integrated circuits; FLUX-QUANTUM MICROPROCESSOR; SFQ MICROPROCESSOR; IMPLEMENTATION;
D O I：
10.1109/TASC.2018.2799994
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 16-bit bit-slice arithmetic logic unit (ALU) is proposed for 32-/64-bit rapid single-flux-quantum microprocessors. It is based on a Ladner-Fischer adder. The ALU covers all of the ALU operations for MIPS32 instructions set. And each of the two 64-bit operands is dividedinto four slices of 16 bits each. The ALU uses synchronous concurrent-flow clocking and consists of 11 pipeline stages. The proposed ALU can be used for any 16n-bit processing.
引用
下载
收藏
页数：5
相关论文
共 50 条
  • [21] Bit-Slice Butterfly Processing Units for 64-Point RSFQ FFT Processors
    Tang, Guang-Ming
    Qu, Pei-Yao
    Zheng, Xiang-Yu
    Yang, Jia-Hong
    Ye, Xiao-Chun
    Fan, Dong-Rui
    Sun, Ning-Hui
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 30 (01)
  • [22] A low power design using FinFET based adiabatic switching principle: Application to 16-Bit arithmetic logic unit
    Vanlalchaka, Reginald H.
    Maity, Reshmi
    Maity, Niladri Pratap
    AIN SHAMS ENGINEERING JOURNAL, 2023, 14 (04)
  • [23] High performance rapid single-flux fl ux-quantum bit-slice arithmetic logic unit
    Ren, Jing
    Qu, Pei-Yao
    Yang, Jia-Hong
    Zheng, Xiang-Yu
    Zhang, Hui
    Ren, Jie
    Tang, Guang-Ming
    SUPERCONDUCTIVITY, 2024, 11
  • [24] 480ps 64-bit Race Logic adder
    Lee, SJ
    Woo, R
    Yoo, HJ
    2001 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2001, : 27 - 28
  • [25] Design and implementation of a reversible logic based 8-bit arithmetic and logic unit
    Arunachalam, Kamaraj
    Perumalsamy, Marichamy
    Sundaram, C. Kalyana
    Kumar, J. Senthil
    International Journal of Computers and Applications, 2014, 36 (02) : 49 - 55
  • [26] 8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit
    Filippov, T.
    Dorojevets, M.
    Sahu, A.
    Kirichenko, A.
    Ayala, C.
    Mukhanov, O.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2011, 21 (03) : 847 - 851
  • [27] 64-bit PCI core solution optimized for programmable logic
    Small, CH
    COMPUTER DESIGN, 1998, 37 (08): : 24 - 24
  • [28] ASIC Implementation of 64-bit Comparator using Reversible logic
    Saranya, T.
    Mallikarjunan, P.
    Rajadurai, M.
    Saranya, K.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
  • [29] Time-space modal logic for verification of bit-slice circuits
    Hiraishi, H
    FOURTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS, 1996, 2644 : 483 - 488
  • [30] A New Design of an n-bit Reversible Arithmetic Logic Unit
    Pal, Subhankar
    Vudadha, Chetan
    Phaneendra, Sai P.
    Veeramachaneni, Sreehari
    Mandalika, Srinivas
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 224 - 225
12345