Fast C-testable array multipliers

被引:4
|
作者
Gizopoulos, D [1 ]
Nikolos, D [1 ]
Paschalis, A [1 ]
机构
[1] UNIV PATRAS,DEPT COMP ENGN & INFORMAT,GR-26500 PATRAI,GREECE
关键词
D O I
10.1080/002072196137192
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Many C-testable designs of parallel array multipliers have been presented in the open literature in the last few years. All these designs use slow ripple-carry addition at the last stage of the multiplier to form the final product. However, practical multiplier implementations use fast adders (like carry lookahead adders) at the last stage to speed up the multiplication process. In this paper, C-testable M x N carry-save array multipliers with carry lookahead adders in the last stage are presented. Depending on the use of the standard CLA adder block or a new modified CLA adder block, the test sets for the proposed C-testable multipliers consist of 34 and 30 vectors, respectively, while the number of required extra primary inputs is only one in both cases. A graph-based method is introduced to apply the required test vectors to the final CLA adder. Both the hardware and delay overhead of our C-testable designs are very small and decrease with increasing operand lengths.
引用
收藏
页码:561 / 582
页数:22
相关论文
共 50 条
  • [1] C-testable modified-booth multipliers
    NCSR 'Demokritos', Athens, Greece
    J Electron Test Theory Appl JETTA, 3 (241-260):
  • [2] C-testable modified-booth multipliers
    Gizopoulos, D
    Nikolos, D
    Paschalis, A
    Halatsis, C
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (03): : 241 - 260
  • [3] Design of C-testable modified-Booth multipliers
    Boateng, Kwame Osei
    Takahashi, Hiroshi
    Takamatsu, Yuzo
    IEICE Transactions on Information and Systems, 2000, E-83-D (10) : 1868 - 1878
  • [4] Design of C-testable modified-booth multipliers
    Boateng, KO
    Takahashi, H
    Takamatsu, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (10): : 1868 - 1878
  • [5] Linear-testable and C-testable Nx × Ny modified Booth multipliers
    NCSR 'Demokritos', Athens, Greece
    IEE Proc Comput Digital Tech, 1 (44-48):
  • [6] Design of c-testable multipliers based on the modified booth algorithm
    Boateng, KO
    Takahashi, H
    Takamatsu, Y
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 42 - 47
  • [7] Linear-testable and C-testable N(x)xN(y) modified booth multipliers
    Gizopoulos, D
    Paschalis, A
    Nikolos, D
    Halatsis, C
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (01): : 44 - 48
  • [8] DESIGN OF C-TESTABLE DCVS BINARY ARRAY DIVIDERS
    TONG, Q
    JHA, NK
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) : 134 - 141
  • [9] TEST-GENERATION OF C-TESTABLE ARRAY DIVIDERS
    WEY, CL
    CHANG, SM
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (05): : 434 - 442
  • [10] C-testable bit parallel multipliers over GF(2m)
    Rahaman, H.
    Mathew, J.
    Pradhan, D. K.
    Jabir, A. M.
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2008, 13 (01)