TrafficLite: A Configurable On-Chip Interconnect Router Microarchitecture

被引:0
|
作者
Xie Bin [1 ]
Fu Weiwei [1 ]
Chen Tian-zhou [1 ]
机构
[1] Zhejiang Univ, Coll Comp Sci, Hangzhou 310003, Zhejiang, Peoples R China
关键词
network-on-chip; router architecture; pre-configuration; communication latency; power consumption; MODEL;
D O I
10.1109/HPCC.2012.74
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Network-on-chip (NoC) has become a candidate communication infrastructure in Chip Multiprocessor. Study shows the resource utilization is quite low in on-chip network. In this paper, TrafficLite router is proposed to shut down the less used switch in the router. In the TrafficLite router, there are data paths to bypass the switch. Injection and ejection ports are separated from other ports in order to inject and eject packet when the router is set to lite mode. And the managements of virtual channels and buffers are also adjusted to fulfill the requirements of the turn free transmission. Furthermore, an enhanced XY routing algorithm is introduced to avoid the ping-pong transmission in the network. Both synthetic traffic and real world applications show the advantage of TrafficLite router. Up to 30% reduction of latency and 60% reduction of power consumption can be gained.
引用
收藏
页码:501 / 508
页数:8
相关论文
共 50 条
  • [1] MIRA: A multi-layered on-chip interconnect router architecture
    Park, Dongkook
    Eachempati, Soumya
    Das, Reetuparna
    Mishra, Asit K.
    Xie, Yuan
    Vijaykrishnan, N.
    Das, Chita R.
    [J]. ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 251 - 261
  • [2] On-chip router
    Simon Pleasants
    [J]. Nature Photonics, 2014, 8 (2) : 85 - 85
  • [3] A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks
    Qi Shubo
    Zhang Minxuan
    Li Jinwen
    Zhao Tianlei
    Zhang Chengyi
    Li Shaoqing
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 462 - 467
  • [4] A High-throughpur Low-latency Router for On-chip Interconnect Networks
    Li, Jinwen
    Shen, Huiyi
    Qi, Shubo
    [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2023, 50 (08): : 141 - 146
  • [5] On-Chip Optical Interconnect
    Ohashi, Keishi
    Nishi, Kenichi
    Shimizu, Takanori
    Nakada, Masafumi
    Fujikata, Junichi
    Ushida, Jun
    Torii, Sunao
    Nose, Koichi
    Mizuno, Masayuki
    Yukawa, Hiroaki
    Kinoshita, Masao
    Suzuki, Nobuo
    Gomyo, Akiko
    Ishi, Tsutomu
    Okamoto, Daisuke
    Furue, Katsuya
    Ueno, Toshihide
    Tsuchizawa, Tai
    Watanabe, Toshifumi
    Yamada, Koji
    Itabashi, Sei-ichi
    Akedo, Jun
    [J]. PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1186 - 1198
  • [6] Design and Analysis of On-Chip Router
    Liu, Cheng
    Xiao, Liyi
    Fu, Fangfa
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1827 - 1830
  • [7] Configurable network-on-chip router macrocells
    Saponara, Sergio
    Fanucci, Luca
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 141 - 150
  • [8] Four-port mode-selective silicon optical router for on-chip optical interconnect
    Jia, Hao
    Zhou, Ting
    Fu, Xin
    Ding, Jianfeng
    Zhang, Lei
    Yang, Lin
    [J]. OPTICS EXPRESS, 2018, 26 (08): : 9740 - 9748
  • [9] A virtual channel router for on-chip networks
    Kavaldjiev, N
    Smit, GJM
    Jansen, PG
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 289 - 293
  • [10] Extraction and applications of on-chip interconnect inductance
    Wong, SS
    Kim, SY
    Yue, CP
    Chang, R
    O'Mahony, F
    [J]. 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 142 - 146