共 50 条
- [1] Intersection queue on-chip router Xu, Xiao-Wei (xuxiaowei@shu.edu.cn), 1600, Northeast University (35): : 85 - 90
- [2] Design and Analysis of On-Chip Router 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1827 - 1830
- [3] A virtual channel router for on-chip networks IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 289 - 293
- [4] Prediction Router: Yet Another Low Latency On-Chip Router Architecture HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 367 - +
- [5] Design of a switching node (router) for on-chip networks 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 75 - 78
- [6] Fast fair crossbar scheduler for on-chip router 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 385 - +
- [7] Design of a guaranteed throughput router for on-chip networks 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 25 - 28
- [9] Router Designs for Elastic Buffer On-Chip Networks PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,
- [10] An Improved Router Design for Reliable On-Chip Networks 2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,