On-chip router

被引：0
|
作者：
Simon Pleasants
机构：
来源：
Nature Photonics | 2014年 / 8卷 / 2期
关键词：
D O I：
10.1038/nphoton.2014.23
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：85 / 85
相关论文
共 50 条
  • [1] Design and Analysis of On-Chip Router
    Liu, Cheng
    Xiao, Liyi
    Fu, Fangfa
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1827 - 1830
  • [2] A virtual channel router for on-chip networks
    Kavaldjiev, N
    Smit, GJM
    Jansen, PG
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 289 - 293
  • [3] Prediction Router: Yet Another Low Latency On-Chip Router Architecture
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    Yoshinaga, Tsutomu
    [J]. HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 367 - +
  • [4] Design of a guaranteed throughput router for on-chip networks
    Sathe, S
    Wiklund, D
    Liu, D
    [J]. 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 25 - 28
  • [5] Design of a switching node (router) for on-chip networks
    Sathe, S
    Wiklund, D
    Liu, D
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 75 - 78
  • [6] Fast fair crossbar scheduler for on-chip router
    Yang, Shyue-Wen
    Sheu, Ming-Hwa
    Yeh, Chun-Kai
    Wen, Chih-Yuen
    Lin, Chih-Chieh
    Tsai, Wen-Kai
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 385 - +
  • [7] On-chip trans-dimensional plasmonic router
    Dong, Shaohua
    Zhang, Qing
    Cao, Guangtao
    Ni, Jincheng
    Shi, Ting
    Li, Shiqing
    Duan, Jingwen
    Wang, Jiafu
    Li, Ying
    Sun, Shulin
    Zhou, Lei
    Hu, Guangwei
    Qiu, Cheng-Wei
    [J]. NANOPHOTONICS, 2020, 9 (10) : 3357 - 3365
  • [8] An Improved Router Design for Reliable On-Chip Networks
    Poluri, Pavan
    Louri, Ahmed
    [J]. 2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
  • [9] Router Designs for Elastic Buffer On-Chip Networks
    Michelogiannakis, George
    Dally, William J.
    [J]. PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,
  • [10] TrafficLite: A Configurable On-Chip Interconnect Router Microarchitecture
    Xie Bin
    Fu Weiwei
    Chen Tian-zhou
    [J]. 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 501 - 508
12345