On-chip router

被引:0
|
作者
Simon Pleasants
机构
关键词
D O I
10.1038/nphoton.2014.23
中图分类号
学科分类号
摘要
引用
收藏
页码:85 / 85
相关论文
共 50 条
  • [41] An on-chip wormhole router architecture with dynamically allocated input-queues
    Zhu, Hong-Lei
    Peng, Yuan-Xi
    Chen, Hai-Yan
    Yin, Ya-Ming
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2010, 38 (05): : 1032 - 1038
  • [42] On-Chip Cascaded Bandpass Filter and Wavelength Router Using an Intelligent Algorithm
    Yuan, Hongyi
    Ma, Lifeng
    Yuan, Zhe
    Feng, Shuai
    Li, Jing
    Hu, Xiaoyong
    Lu, Cuicui
    IEEE PHOTONICS JOURNAL, 2021, 13 (04):
  • [43] A gracefully degrading and energy-efficient modular router architecture for on-chip networks
    Kim, Jongman
    Nicopoulos, Chrysostomos
    Park, Dongkook
    Naravanan, Vijaykrishnan
    Youssif, Mazin S.
    Das, Chita R.
    33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHTIECTURE, PROCEEDINGS, 2006, : 4 - 15
  • [44] A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks
    Lusala, Angelo Kuti
    Legat, Jean-Didier
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2012, 5 (03)
  • [45] A Tunable on-Chip Integrated Plasmonic Filter and Router Based on Metal/Dielectric Nanostructures
    Cuicui Lu
    Hui-Qin Wang
    Jianxiang Miao
    Weixuan Guo
    Xueshuang Xiang
    Yong-Chun Liu
    Plasmonics, 2018, 13 : 115 - 121
  • [46] A Low-Latency, High-Throughput On-Chip Optical Router Architecture for Future Chip Multiprocessors
    Cianchetti, Mark J.
    Albonesi, David H.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (02)
  • [47] A practical low-latency router architecture with wing channel for on-chip network
    Lai, Mingche
    Gao, Lei
    Ma, Sheng
    Nong, Xiao
    Wang, Zhiying
    MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 98 - 109
  • [48] A High-throughpur Low-latency Router for On-chip Interconnect Networks
    Li J.
    Shen H.
    Qi S.
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2023, 50 (08): : 141 - 146
  • [49] A Multi-Vdd Dynamic Variable-Pipeline On-Chip Router for CMPs
    Matsutani, Hiroki
    Hirata, Yuto
    Koibuchi, Michihiro
    Usami, Kimiyoshi
    Nakamura, Hiroshi
    Amano, Hideharu
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 407 - 412
  • [50] MUA-Router: Maximizing the Utility-of-Allocation for On-chip Pipelining Routers
    Li, Cunlu
    Dong, Dezun
    Liao, Xiangke
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (03)