A High-throughpur Low-latency Router for On-chip Interconnect Networks

被引：0
|
作者：
Li, Jinwen [1 ]
Shen, Huiyi [1 ]
Qi, Shubo [1 ]
机构：
[1] School of Computer Science, National University of Defense Technology, Changsha,410073, China
来源：
Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences | 2023年 / 50卷 / 08期
关键词：
Compendex;
D O I：
10.16339/j.cnki.hdxbzkb.2023289
中图分类号：
学科分类号：
摘要：
Routers
引用
收藏
页码：141 / 146
相关论文
共 50 条
  • [1] Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors
    Matsutani, Hiroki
    Koibuchi, Michihiro
    Amano, Hideharu
    Yoshinaga, Tsutomu
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (06) : 783 - 799
  • [2] A Low-Latency, High-Throughput On-Chip Optical Router Architecture for Future Chip Multiprocessors
    Cianchetti, Mark J.
    Albonesi, David H.
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2011, 7 (02)
  • [3] A Low Latency Wormhole Router for Asynchronous On-chip Networks
    Song, Wei
    Edwards, Doug
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 432 - 438
  • [4] A practical low-latency router architecture with wing channel for on-chip network
    Lai, Mingche
    Gao, Lei
    Ma, Sheng
    Nong, Xiao
    Wang, Zhiying
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (02) : 98 - 109
  • [5] A low-latency and high-power-efficient on-chip LVDS transmission line interconnect for an RC interconnect alternative
    Ito, Hiroyuki
    Seita, Junki
    Ishii, Takahiro
    Sugita, Hideyuki
    Okada, Kenichi
    Masu, Kazuya
    [J]. PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 193 - +
  • [6] MIC @ R : A generic low latency router for on-chip networks
    Ben-Tekaya, Rafik
    Baganne, Adel
    Tourki, Rached
    [J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 999 - 1002
  • [7] A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks
    Jiang, Guoyue
    Li, Zhaolin
    Wang, Fang
    Wei, Shaojun
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (04) : 664 - 677
  • [8] Low-latency virtual-channel routers for on-chip networks
    Mullins, R
    West, A
    Moore, S
    [J]. 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 188 - 197
  • [9] A High Performance Router With Dynamic Buffer Allocation For On-Chip Interconnect Networks
    Qi Shubo
    Zhang Minxuan
    Li Jinwen
    Zhao Tianlei
    Zhang Chengyi
    Li Shaoqing
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 462 - 467
  • [10] A Compression Router for Low-Latency Network-on-Chip
    Niwa, Naoya
    Shikama, Yoshiya
    Amano, Hideharu
    Koibuchi, Michihiro
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2023, E106D (02) : 170 - 180
12345